EXILINXALL PROGRAMMABLE

KC705 GTX IBERT Design Creation

October 2012

XTP103

Revision History

Date	Version	Description
10/23/12	4.0	Regenerated for 14.3.
07/25/12	3.0	Regenerated for 14.2. Added AR50886.
05/30/12	2.1	Minor updates.
05/08/12	2.0	Regenerated for 14.1. AR46253 fixed.
04/12/12	1.1	Minor updates.
01/18/11	1.0	Initial version for 13.4. Added AR46253.

© Copyright 2012 Xilinx, Inc. All Rights Reserved.

XILINX, the Xilinx logo, the Brand Window and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.

NOTICE OF DISCLAIMER: The information disclosed to you hereunder (the "Information") is provided "AS-IS" with no warranty of any kind, express or implied. Xilinx does not assume any liability arising from your use of the Information. You are responsible for obtaining any rights you may require for your use of this Information. Xilinx reserves the right to make changes, at any time, to the Information without notice and at its sole discretion. Xilinx assumes no obligation to correct any errors contained in the Information or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE INFORMATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS.



KC705 IBERT Overview

- > Xilinx KC705 Board
- Software Requirements
- Setup for the KC705 IBERT Designs
- > KC705 IBERT Design Creation
- > References



KC705 IBERT Overview

Description

 The LogiCORE Integrated Bit Error Ratio (IBERT) core is used to create a pattern generation and verification design to exercise the Kintex-7 GTX transceivers. A graphical user interface is provided through the IBERT console window of the ChipScope Pro Analyzer

Reference Design IP

- LogiCORE IBERT Example Designs
- ChipScope Pro Analyzer
 - ChipScope Pro Software and Cores User Guide (UG029)



Xilinx KC705 Board



ISE Software Requirement

- > Xilinx ISE 14.3 software
 - Apply <u>AR52368</u>



Note: Presentation applies to the KC705



ChipScope Pro Software Requirement

> Xilinx ChipScope Pro 14.3 software



Note: Presentation applies to the KC705



Setup for the KC705 IBERT Designs

Setup for the KC705 IBERT Designs

> Unzip the KC705 GTX IBERT Design Files (14.3 CES) to your C:\ drive

Available through http://www.xilinx.com/kc705

🖳 WinZip Pro - kc705-ibert-rdf0103-14.3.zip								
File Actions View Jobs Options Hel	р							
🏷 😔 🌒 🚷 🚱 🖻 🏓	\$							
Name	Path		Modified	-				
eregen.cgc	kc705_ibert\		10/26/2012 10:38 AM					
🔊 coregen.cgp	kc705_ibert\		7/3/2012 4:06 PM					
🛯 🔊 example_ibert_bank_115_116.bit	kc705_ibert\		10/26/2012 10:21 AM					
example_ibert_bank_115_116.ngc	kc705_ibert\		10/26/2012 10:13 AM					
example_ibert_bank_115_116.pad	kc705_ibert\		10/26/2012 10:19 AM					
example_ibert_bank_115_116.pad.csv	kc705_ibert\		10/26/2012 10:19 AM					
example_ibert_bank_115_116.pad.txt	kc705_ibert\		10/26/2012 10:19 AM					
🛯 🔊 example_ibert_bank_117_118.bit	kc705_ibert\		10/26/2012 10:37 AM					
example_ibert_bank_117_118.ngc	kc705_ibert\		10/26/2012 10:28 AM					
example_ibert_bank_117_118.pad	kc705_ibert\		10/26/2012 10:36 AM					
Sexample_ibert_bank_117_118.pad.csv	kc705_ibert\		10/26/2012 10:36 AM	-				
Selected 0 files, 0 bytes		Total 60 files, 72,507KB	0) //.				



Hardware Setup

> Set S13 to 00101 (1 = on, Position 1 \rightarrow Position 5)

This enables JTAG configuration



Note: Presentation applies to the KC705

€ XILINX > ALL PROGRAMMABLE...

Hardware Setup

- Connect a Platform Cable USB to the KC705
 - Connect this cable to your PC



EXILINX > ALL PROGRAMMABLE.

> Open ChipScope Pro and select JTAG Chain → USB Cable... (1) > Click OK (2)



Note: Presentation applies to the KC705

XILINX > ALL PROGRAMMABLE.

KC705 GTX IBERT Design – Banks 117, 118 Solick OK (1)

ChipScope Pro Analyzer [new project]		_ 🗆 🗙
<u>File View JTAG Chain Device Windo</u>	w <u>H</u> elp	
# 💌		
New Project		
JTAG Chain		
	Chinscono Dio	
Chin		
li l	AG Chain Device Order	
	1dex Name Device Name IR Length Device IDCODE USERCODE 0 MyDevice0 XC7K325T 6 33651093	
		0%
	1> OK Cancel Read USERCODEs	

Note: Presentation applies to the KC705

EXILINX > ALL PROGRAMMABLE.

- > Select Device → DEV:0 MyDevice0 (XC7K325T)... → Configure...
- Select <Design Path>\ready_for_download\ example_ibert_bank_117_118.bit

ChinScope Pro Analyze	r [new project]	ChipScope F	Pro Analyzer [new project]	×		
File View JTAG Chain	Device Window Help	JTAG Con	figuration			
*** P	DEV:0 MyDevice0 (XC7K325T) •	Rename		File:	example_ibert_bank_117_118.bi	t
New Project JTAG Chain DEV:0 MyDevice0 (XC7 XADC Console	К325Т)	<u>Configure</u> Show IDCODE Show USERCODE Show Configuration Status Show JTAG Instruction Register	JULIU SCC	Directory: Partia Partia Clear Import I NOTE: 1 Design-le Auto-o File: Directory:	C:\kc705_ibert\ready_for_downlo I Reconfiguration Bitstream a previous project setting Select New File Design-level CDC File This operation cannot be undone. vel CDC File create Buses C:\kc705_ibert\ready_for_downlo Select New File	ad
Note: Presenta	tion applies to the K0		OK Cancel			

- > Select File → Open Project...
- Select <Design Path>\ready_for_download\ibert_bank_117_118.cpj

🞯 ChipScope Pro An	alyzer [new project]	
File View JTAG C	hain <u>D</u> evice <u>W</u> indow <u>H</u> elp	
<u>N</u> ew Project		
Open Project		4
<u>S</u> ave Project		
S <u>a</u> ve Project As	(XC7K325T)	
Pa <u>q</u> e Setup		
Print 🕨	hsole	
Import		^
<u>E</u> xport		
Exit		
		Chinsonno Dro
A.T.		
Reading file: C:	:\kc705_ibert\ready_for_download\e;	ample_ibert_bank_117_118.bit

Note: Presentation applies to the KC705

> Click Yes on this Dialog

😰 ChipScope Pro Analyzer [ibert_bank_117_118]	_ 🗆 🗙
<u>F</u> ile <u>V</u> iew <u>J</u> TAG Chain <u>D</u> evice <u>W</u> indow <u>H</u> elp	
BERT Console - DEV:0 MyDevice0 (XC7K325T) UNIT:1_0 MyIBERT K7 GTX1_0 (IBERT K7 GTX)	• 0' X
ChipScope Pro Analyzer - IBert K7GTX Project Settings Project settings do not match current core! Do you want to set up the IBERT K7 GTX core with settings from the current project? Initia	
Reading project file: C:\kc705_ibert\ready_for_download\ibert_bank_117_118.cpj	

Note: Presentation applies to the KC705

EXILINX > ALL PROGRAMMABLE.

- > The line rate is 10.0 Gbps for all GTXs (1)
- > All GTXs are in Near-End PCS loopback (2)

劉 Cl	hipScope Pro Ana	lyzer [ibert_bank	_117_118]							וב				
<u>F</u> ile	<u>File View JTAG Chain Device IBERT_K7GTX Window H</u> elp													
	🖹 😰 📑 🕺 🚫 JTAG Scan Rate: 15 🔹 S! \leftrightarrow													
	📓 IBERT Console - DEV:0 MyDevice0 (XC7K325T) UNIT:1_0 MyIBERT K7 GTX1_0 (IBERT K7 GTX)													
MGT/BERT Settings DRP Settings Port Settings RX Margin Analysis														
		GTX_X0Y8	GTX_X0Y9	GTX_X0Y10	GTX_X0Y11	GTX_X0Y12	GTX_X0Y13	GTX_X0Y14	GTX_X0Y15					
	MGT Settings									1				
	- MGT Alias	GTX0_117	GTX1_117	GTX2_117	GTX3_117	GTX0_118	GTX1_118	GTX2_118	GTX3_118					
	– Tile Locati	GTX_X0Y8	GTX_X0Y9	GTX_X0Y10	GTX_X0Y11	GTX_X0Y12	GTX_X0Y13	GTX_X0Y14	GTX_X0Y15					
	- MGT Link	10.0 Gbps	10.0 Gbps	10.0 Gbps	10.0 Gbps	10.0 Gbps	10.0 Gbps	10.0 Gbps	10.0 Gbps					
	- PLL Status	QPLL LOCKED	QPLL LOCKED	QPLL LOCKED	QPLL LOCKED	QPLL LOCKED	QPLL LOCKED	QPLL LOCKED	QPLL LOCKED					
	– Loopback	Near-End 💌	Near-End 💌	Near-End 💌	Near-End 💌	Near-End 💌	Near-End 💌	Near-End 💌	Near-End 💌					
	- Channel	Reset	Reset	Reset	Reset	Reset	Reset	Reset	Reset					
	TX/RX Re	TX Re RX Re	TX Re RX Re	TX Re RX Re	TX Re RX R	KRe RX Re	TX Re RX Re	TX Re RX Re	TX Re RX Re	-				
L														
	Reading project	file: C:\kc705_iber	t\ready_for_downlo	ad\ibert_bank_11	7_118.cpj									

XILINX ➤ ALL PROGRAMMABLE.

- > TX Diff Output Swing = 850 mV
- > TX Pre-Cursor = 1.67 dB; TX Post-Cursor = 0.68 dB

劉 Ch	iipScope Pro Anal	yzer [ibert_bank	_117_118]						_				
<u>F</u> ile	ile <u>V</u> iew <u>J</u> TAG Chain <u>D</u> evice IBERT_K7GTX <u>W</u> indow <u>H</u> elp												
## (😫 🔞 📑 🕺 🖏 JTAG Scan Rate: 1s 🔍 👻 S! \leftrightarrow												
	🗐 IBERT Console - DEV:0 MyDevice0 (XC7K325T) UNIT:1_0 MyIBERT K7 GTX1_0 (IBERT K7 GTX)												
MGT/BERT Settings DRP Settings Port Settings RX Margin Analysis													
		GTX_X0Y8	GTX_X0Y9	GTX_X0Y10	GTX_X0Y11	GTX_X0Y12	GTX_X0Y13	GTX_X0Y14	GTX_X0Y15				
	TX/RX Re	TX Re RX Re	TX Re RX Re	TX Re RX Re	TX Re RX Re	TX Re RX Re	TX Re RX Re	TX Re RX Re	TX Re RX Re				
	– TX Polarit												
	- TX Error I	Inject	Inject	Inject	Inject	Inject	Inject	Inject	Inject				
	- TX Diff Ou	850 mV (1 🔻	850 mV (1 🔻	850 mV (1 🔻	850 mV (1 🔻	850 mV (1 🔻	850 mV (1 🔻	850 mV (1 🔻	850 mV (1 💌				
	- TX Pre-Cu	1.67 dB (0 💌	1.67 dB (0 💌	1.67 dB (0 💌	1.67 dB (0 💌	1.67 dB (0 💌	1.67 dB (0 💌	1.67 dB (0 💌	1.67 dB (0 💌				
	- TX Post-C	0.68 dB (0 🔻	0.68 dB (0 🔻	0.68 dB (0 💌	0.68 dB (0 💌	0.68 dB (0 💌	0.68 dB (0 🔻	0.68 dB (0 💌	0.68 dB (0 💌				
	- RX Polarit												
	- Terminati	Program 💌	Program 💌	Program 💌	Prodram 💌	Program 💌	Program 💌	Program 💌	Program 💌				
L													
	Reading project 1	file: C:\kc705_iber	(vready_for_downlo	oad\ibert_bank_11	7_118.cpj								

Note: Presentation applies to the KC705

- > TX/RX Data Patterns are set to PRBS 31-bit (1)
- Click BERT Reset buttons (2)

🗐 Chip	pScope Pro Anal	lyzer [ibert_bank _.	_117_118]										
<u>F</u> ile	<u>V</u> iew <u>J</u> TAG Ch	ain <u>D</u> evice IBEI	RT_K7GTX <u>W</u> ind	low <u>H</u> elp									
	I 🕑 📑 💋 🚫 JTAG Scan Rate: 1≤ 🔹 S! ↔												
	BERT Console - DEV:0 MyDevice0 (XC7K325T) UNIT:1_0 MyIBERT K7 GTX1_0 (IBERT K7 GTX)												
MGT/BERT Settings DRP Settings Port Settings RX Margin Analysis													
		GTX_X0Y8	GTX_X0Y9	GTX_X0Y10	GTX_X0Y11	GTX_X0Y12	GTX_X0Y13	GTX_X0Y14	GTX_X0Y15				
•	-MGT Settings												
9	BERT Settings					,							
	– TX Data P	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌				
	- RX Data P	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌				
	- RX Bit Err	2.002E-001	2.003E-001	1.920E-001	4.635E-010	1.671E-001	1.673E-001	2.012E-001	1.931E-001				
	- RX Receiv	1.693E012	1.694E012	1.695E012	1.696E012	1.696E012	1.697E012	1.698E012	1.699E012				
	- RX Bit Err	3.389E011	3.393E011	3.254E011	7.860E002	2.835E011	2.839E011	3.418E011	3.281E011				
	BERT Re	Reset	Reset	Reset	Reset	Reset	Reset	Reset	Reset				
F	Reading project 1	file: C:\kc705_iber	Aready_for_downlo	oad\ibert_bank_11	7_118.cpj								

Ζ

Note: Presentation applies to the KC705

€ XILINX > ALL PROGRAMMABLE...

- > View the RX Bit Error Count (1)
- Close ChipScope Pro Analyzer and cycle KC705 board power

🗐 Ch	ChipScope Pro Analyzer [ibert_bank_117_118]												
<u>F</u> ile	ile <u>V</u> iew <u>J</u> TAG Chain <u>D</u> evice IBERT_K7GTX <u>W</u> indow <u>H</u> elp												
	🔋 🔞 📑 🕺 📎 JTAG Scan Rate: 15 🛛 💌 S! \leftrightarrow												
	🕮 IBERT Console - DEV:0 MyDevice0 (XC7K325T) UNIT:1_0 MyIBERT K7 GTX1_0 (IBERT K7 GTX)												
	MGT/BERT Settir	ngs 🛛 DRP Setti	ngs Port Setti	ngs 🛛 RX Margir									
		GTX_X0Y8	GTX_X0Y9	GTX_X0Y10	GTX_X0Y11	GTX_X0Y12	GTX_X0Y13	GTX_X0Y14	GTX_X0Y15	1 1			
	MGT Settings												
	BERT Settings												
	– TX Data P	PRBS 31 🔻	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌				
	- RX Data P	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌				
	- RX Bit Err	3.457E-013	3.472E-013	3.483E-013	3.494E-013	3.496E-013	3.507E-013	3.518E-013	3.520E-013				
	- RX Receiv	2.893E012	2.880E012	2.871E012	2.862E012	2.860E012	2.851E012	2.843E012	2.841E012				
	- RX Bit Err	0.000E000	0.000E000	0.000E000	0.000E000	0.000E000	0.000E000	0.000E000	0.000E000				
	BERT Re	Reset	Reset	Reset	Reset	Reset	Reset	Reset	Reset	1 ,			
L													
	Reading project f	file: C:\kc705_iber	tready_for_downlo	oad\ibert_bank_11	7_118.cpj								

Note: Presentation applies to the KC705

KC705 IBERT Design Creation

Create IBERT CORE Generator Project

> Open the CORE Generator

Start \rightarrow All Programs \rightarrow Xilinx Design Tools \rightarrow ISE Design Suite 14.3 \rightarrow ISE Design Tools \rightarrow 32-bit Tools \rightarrow CORE Generator

> Create a new project; select File \rightarrow New Project

🎈 x	ilinx CORE Gene	erator - No	o Proje	ect								×
File	<u>V</u> iew Manage	IP Help										
	<u>N</u> ew Project	Ctrl+N							₽×			
3	Open Project	Ctrl+0	ame							IndiCORE	Xilinx CORE Generator	
	⊆lose Project	⊂trl+₩		Version	Status	License	Vendor	Library		Logic		
	<u>R</u> ecent Projects	•								<u></u>		
	Save	Ctrl+5								There is no	project open.	
	Save <u>A</u> s		kipa							You may browse l	the IP Catalog but you will not be able to	
	Preferences		Ning							generate any core	res until you open or create a project.	
	E <u>x</u> it	Ctrl+Q								Copyright (c) 1995-20	2012 Xilinx, Inc. All rights reserved.	
÷	Math Functio	ins	gu:						-			
÷	Demories & S	Storage Elen	nents						_			
<u> </u>	Contract Standard Bu	s Interfaces										
Sear	ch IP Catalog:								Clear			
ΓA	II IP versions						🗖 Only	IP compatible	with chosen part			
New	Project										Part: Unset Design Entry: Unset 🏹	11

Note: Presentation applies to the KC705

XILINX ➤ ALL PROGRAMMABLE.

Create IBERT CORE Generator Project

💐 Project Options				? ×	
Project Options Part Generation Advanced	Part Select the part for Fa <u>m</u> ily De <u>v</u> ice P <u>a</u> ckage Speed Grade	your project: Kintex7 xc7k325t ffg900 -2		?× • •	 Create a project in a new directory named: kc705_ibert Select Part
	Ōĸ	Cancel	Δρρίγ	Help	 Set the Part (as seen here): Family: Kintex7 Device: xc7k325t Package: ffg900 Speed Grade: -2 Select Generation

Create IBERT CORE Generator Project

🂐 Project Options		?	×
Project Options Part Generation Advanced	Flow <u>Design Entry</u> Custom Output Products Please refer to the online help for inimodels using compxlib and using .VE Flow Settings Vendor Netlist <u>B</u> us Format Simulation Files Preferred Simulation Model © Structural © <u>N</u> one Other Output Products ✓ Other Output Products ✓ A≦Y Symbol File	Yerilog formation about compiling behaviora O (Verilog) templates. Other B <n:m> Preferred Language O VHDL Verilog</n:m>	 Select Verilog Click OK
	<u>Q</u> K <u>C</u> ancel	<u>A</u> pply <u>H</u> elp	

Note: Presentation applies to the KC705



Select the IBERT 7 Series GTX (ChipScope Pro - IBERT), Version 2.02.a

° Catalog					Β×	
View by Function View by Name						IndicaRE IBERT 7
Name 🖉	Version	Status	License Vendor	Library		Sories GTY Project
Debug & Verification AXI Bus Functional Model Debug	2.1	Pre-Production	xilinx.con	ı ip		(ChipScope
ATC2 (ChipScope Pro - Agilent Trace Core 2) AXI Chipscope Monitor IBERT 7 Series GTH (ChipScope Pro - IBERT)	1.05.a 3.04.a 2.00.a	Production Pre-Production	xilinx.con xilinx.con xilinx.con	i ip i ip i ip		Pro - IBERT)
IBERT 7 Series GTX (ChipScope Pro - IBERT) IBERT Spartan6 GTP (ChipScope Pro - IBERT) IBERT Virtex5 GTX (ChipScope Pro - IBERT) IBERT Virtex6 GTH (ChipScope Pro - IBERT)	2.02.a 2.02.a 2.01.a 2.03.a	Production	xilinx.con xilinx.con xilinx.con xilinx.con	i ip i ip i ip i ip		This core is supported at status Production by your chosen part.
IBERT Virtex6 GTX (ChipScope Pro - IBERT)	2.06.a 1.06.a	Production	xilinx.con xilinx.con	ip in	•	Information Core type: IBERT 7 Series GTX

Right click on the IBERT Kintex7 GTX (ChipScope Pro - IBERT), Version 2.02.a

- Select Customize and Generate

💐 Xilinx CORE Generator - C:\kc705_ibert\coregen.cgp									
File Project View Manage IP Help									
IP Catalog						₽×			_
View by Function View by Name							PE	IBERT 7 🔍)
Name	Version	Status	License	Vendor	Library		logic	Sorias CTV Pro	<u>OW</u>
Debug & Verification AXI Bus Functional Model Debug	2.1	Pre-Production		xilinx.com	ip is			(ChipScope	<u>ICCC</u>
AXI Chipscope Monitor	3.04.a	Production Pre-Production		xilinx.com	ip		-1	IBERT)	
IBERT / Series GTH (ChipScope Pro - IBERT) IBERT 7 Series GTX (ChipScope Pro - IBERT) IBERT Spartan6 GTP (ChipScope Pro - IBERT) IBERT Virtex5 GTX (ChipScope Pro - IBERT) IBERT Virtex6 GTH (ChipScope Pro - IBERT)	Customize and Generate Customize the IP, and Generate the selected output products Answer Records						This core is suppor your chosen part.	rted at status Production by	—
IBERT Virtex6 GTX (ChipScope Pro - IBERT)	Data Sheet						Informatio	on	
Search IP Catalog:	💕 Versio	on Information			cioci		Core type:	IBERT 7 Series GTX (ChipScope Pro - IBERT)	
디 All IP versions		Г	Only IP o	o <u>m</u> patible w	ith chosen	part	Version: Identifier Part: xc7k325	2.02.a viliny complexiblescope ident it-2ffg900 Design Entry: Verilog	

Note: Presentation applies to the KC705

EXILINX > ALL PROGRAMMABLE.

- Make the following settings:
 - Component name:
 ibert_bank_115_116
 - Set the GTX Naming Style to: MGT m n
 - Set the System Clock
 - Frequency: 200
 - Pin Input standard: LVDS
 - P Pin Location: AD12
 - N Pin Location: AD11
 - Silicon Version:
 General ES

Click Next

🖥 IBERT 7 Series GTX (ChipSco	pe Pro - IBERT)						
Documents ⊻iew							
<i>logi<mark>Co</mark>re</i> I (Chi	BERT 7 ipScope	Series Pro - I	GTX BERT)	xilinx	.com:ip:chipsc	ope_ibert_7ser	ies_gtx:2.02.a
Component Name	ibert_bar	k_115_116		_			
Board Configuration Settings	s User Defi	ned 💌					
Generate Bitstream When using ISE, enable 'G Generate Bitstrear When using Vivado, sourc System Design	Generate Bitstream n using ISE Tools e the generated v	using ISE tools' _rdi_implement.1	checkbox Icl				
GTX Naming Style	Tmn 💌 ex. MC	GTO_113 / MGTR	EFCLK0_113				
System Clock Use External clock sou Enable Diff Term Frequency P Pin Location N Pin Location Pin Input Standard Silicon Version Silicon Version	rce 200 AD12 AD11 LVDS General ES		MHz				
	<i></i>						
4							•
Datasheet		< <u>B</u> ack	Page 1 of 5	<u>N</u> ext >	Generate	Cancel	Help

Note: Presentation applies to the KC705

XILINX > ALL PROGRAMMABLE.

- Make the following settings:
 - Select: Independent
 TX/RX User Clocking
 - No. of Quads: 2
 - Select: QUAD 115 and QUAD 116
 - Max Rate (Gbps): 5.00
 - Refclk (MHz): 100.000
 - GTX Count: 8
- Click Next

🂐 IBERT 7 Series GTX (ChipSco	pe Pro - IBERT)					_ 🗆 🗙
	BERT 7 Se ipScope P	ries GTX ro - IBERT	Γ) _{xilinx.c}	om:ip:chipsco	pe_ibert_7series.	_gtx:2.02.a
GT clocking mode selectio C Dependent TX/RX Use Independent TX/RX Use No. of 0 Select Select Number of Protocols Line rate settings Protocol Name Protocol	n	Protocol Selection) protocol selection - Upt 2 QUAD 115 QUAD 116	o 4 Quads)	Quad PLL		<u> </u>
Custom_1						
GTXs Resources GTXs count BUFG count	8 16					
 		< Back Page 2 of	f 4 <u>N</u> ext >	Generate		Lelp

Note: Presentation applies to the KC705

XILINX > ALL PROGRAMMABLE.

- Set Banks 115 and 116 to:
 - Custom 1 / 5.00 Gbps
- > Click Next

ic RF (IBERT 7 Series GTX ChipScope Pro - IBER	T) xilinx.com:ip:chipscope_ibert_7series_gtv
GTX Location	Protocol Selected	
MGT0_115	Custom 1 / 5.00 Gbps	_
MGT1_115	Custom 1 / 5.00 Gbps	_
MGT2_115	Custom 1 / 5.00 Gbps	•
MGT3_115	Custom 1 / 5.00 Gbps	
MGT0_116	Custom 1 / 5.00 Gbps	
MGT1_116	Custom 1 / 5.00 Gbps	
MGT2_116	Custom 1 / 5.00 Gbps	_
MGT3_116	Custom 1 / 5.00 Gbps	-
tals (GTs):	Custom_1 8 of 8	

Note: Presentation applies to the KC705

XILINX ➤ ALL PROGRAMMABLE.

4

Datasheet

Set Banks 115 and 116 Refclk Sources to: – MGTREFCLK1 115

Click Next

_ 🗆 X 🖥 IBERT 7 Series GTX (ChipScope Pro - IBERT) Documents View **IBERT 7 Series GTX** Iogi CORE (ChipScope Pro - IBERT) xilinx.com:ip:chipscope_ibert_7series_qtx:2.02.a Select Reference Clock source/s GTX Linerate Refclk Refclk Quad Protocol (Gbps) MHz Source Location PLL MGT0 115 Custom 1 5.00 100.000 MGTREFCLK1 115 -V MGTREFCLK1 115 - $\overline{\mathbf{V}}$ MGT1 115 Custom 1 5.00 100.000 • MGTREFCLK1 115 V MGT2_115 Custom 1 5.00 100.000 -MGT3_115 Custom_1 5.00 100.000 MGTREFCLK1 115 • 100.000 MGTREFCLK1 115 $\overline{\mathbf{V}}$ MGT0 116 Custom 1 5.00 MGTREFCLK1 115 • V MGT1 116 5.00 100.000 Custom 1 -MGTREFCLK1 115 MGT2_116 Custom 1 5.00 100.000 -MGT3_116 Custom 1 5.00 100.000 MGTREFCLK1 115

Page 4 of 5

Next >

< Back

Note: Presentation applies to the KC705

XILINX > ALL PROGRAMMABLE.

Generate

Cancel

Help

> Click Generate

IBERT 7 Series GTX (ChipScope Pro	- IBERT)	
_{ogi} C ^{QRE} IBEI (ChipS	RT 7 Series GTX cope Pro - IBERT)	xilinx.com:ip:chipscope_ibert_7series_gbx:2.02.a
BERT Design Summary		<u> </u>
Component Name :	ibert_bank_115_116	
Number of Protocols :	1	
System Clock Source :	External (P Pin: AD12)	
System Clock Frequency :	200 MHz	
BUFG count :	17	
GTX count :	8	
MMCM count :	1	
Refclk sources :	1	
Board Configuration Settings :	User_Defined	
۹]		

Note: Presentation applies to the KC705

EXILINX > ALL PROGRAMMABLE.

After the IBERT core finishes generating, click Close on the Readme File window

Readme ibert_bank_115_116	?
The following files were generated for 'ibert_bank_115_116' in directory C:\kc705_ibert\	<u> </u>
XCO file generator:	
Generate an XCO file for compatibility with legacy flows.	
•ibert_bank_115_116.xco	
Creates an implementation netlist:	
Creates an implementation netlist for the IP.	
• example ibert bank 115 116.bit	
• example_ibert_bank_115_116.pad	
•example_ibert_bank_115_116.pad.csv	
•example_ibert_bank_115_116.pad.txt	
•ibert_bank_115_116/example_design/example_ibert_bank_115_116.v	-
•ibert_bank_115_116/example_design/example_ibert_bank_115_116_bb.v	
•ibert_bank_115_116/example_design/ibert_bank_115_116_top.ucf	
•ibert_bank_115_116/implement/chipscope_icon_1.xco	
•ibert_bank_115_116/implement/coregen.cgp	
•ibert_bank_115_116/implement/example_implement_ibert_bank_115_116.prj	
 ibert_bank_115_116/implement/example_implement_ibert_bank_115_116.xst 	
 ibert_bank_115_116/implement/implement.bat 	
 ibert_bank_115_116/implement/implement.sh 	
Ibert_bank_115_116.ngc	
• IDert_Dank_115_116.v	
IDerc_Dank_115_116.veo	
Creates an HDL instantiation template:	
Creates an HDL instantiation template for the IP.	_
	Lista
Gose	Help

₹ XILINX > ALL PROGRAMMABLE.

Select the IBERT 7 Series GTX (ChipScope Pro - IBERT), Version 2.02.a

P Catalog View by Function View by Name						Β×	AMO	TREPT7	-
Name A	Version	Status	License	Vendor	Library		Logicsare	Sories GTY Project	
Debug & Verification Verification AXI Bus Functional Model Debug	2.1	Pre-Production	,	xilinx.com	ip			(ChipScope	
ATC2 (ChipScope Pro - Agilent Trace Core 2) AXI Chipscope Monitor IBERT 7 Series GTH (ChipScope Pro - IBERT)	1.05.a 3.04.a 2.00.a	Production Pre-Production	د د د	xilinx.com xilinx.com xilinx.com	ip ip ip			Pro - IBERT)	
IBERT 7 Series GTX (ChipScope Pro - IBERT) IBERT Spartan6 GTP (ChipScope Pro - IBERT) IBERT Virtex5 GTX (ChipScope Pro - IBERT) IBERT Virtex6 GTH (ChipScope Pro - IBERT)	2.02.a 2.02.a 2.01.a 2.03.a	Production	ය ව ව ව	xilinx.com xilinx.com xilinx.com xilinx.com	ip ip ip ip	•	This core is supp your chosen part	orted at status Production by t,	
5earch IP Catalog:					Cļea	r	Informati	ion	
All IP versions		Г	Only IP co	mpatible w	ith chosen	part	Version:	ChipScope Pro - IBERT) 2.02.a viliay comunicipioscopo ibort 25t-2ffg900 Design Entry: Verilog	-

Note: Presentation applies to the KC705
Right click on the IBERT Kintex7 GTX (ChipScope Pro - IBERT), Version 2.02.a

- Select Customize and Generate

💐 Xilinx CORE Generator - C:\kc705_ibert\coregen.cgp								×
File Project View Manage IP Help								
IP Catalog						₽×		•
View by Function View by Name							IBERT 7 🥥	
Name /	Version	Status	License	Vendor	Library		Soriac CTV Project	
Debug & Verification AXI Bus Functional Model Debug ATC2 (ChipScope Pro - Agilent Trace Core 2) AXI Chipscope Monitor TEERT 7 Series CTH (ChipScope Pro - TEERT)	2.1 1.05.a 3.04.a	Pre-Production Production Pre-Production		xilinx.com xilinx.com xilinx.com	ip ip ip		(ChipScope Pro - IBERT)	
IBERT 7 Series GTX (ChipScope Pro - IBERT) IBERT Spartan6 GTP (ChipScope Pro - IBERT) IBERT Virtex5 GTX (ChipScope Pro - IBERT) IBERT Virtex6 GTH (ChipScope Pro - IBERT)	Cust Custo	omize and Gene omize the IP, and G er Records	e rate ienerate t	he selected (output proc	ducts	This core is supported at status Production by your chosen part.	
Search IP Catalog: All IP versions Project IP IP Catalog	🕌 Data 🌮 Versio	Sheet on Information					Core type: IBERT 7 Series GTX (ChipScope Pro - IBERT) Version: 2.02.a Identifiar: viliar comunicatioscope ibert	-



- Make the following settings:
 - Component name:ibert_bank_117_118
 - Set the GTX Naming Style to: MGT m n
 - Set the System Clock
 - Frequency: 200
 - Pin Input standard: LVDS
 - P Pin Location: AD12
 - N Pin Location: AD11
 - Silicon Version:
 General ES

Click Next

🖥 IBERT 7 Series GTX (ChipScoj	e Pro - IBERT)						
Documents ⊻iew							
المون <mark>دي الم</mark> اركة Chi	BERT 7 S pScope	Series (Pro - Il	GTX BERT)	xilinx	com:ip:chipsci	ope_ibert_7ser	ies_gbx:2.02.a
Component Name	ibert_ban	<_117_118					Ê
Board Configuration Settings	User Defin	ied 💌					
┌ Generate Bitstream							
When using ISE, enable 'G	enerate Bitstream	using ISE tools' c	heckbox				
🗖 Generate Bitstream	n using ISE Tools						
When using Vivado, source	e the generated v_	rdi_implement.tc	I				
System Design							
Add RXOUTCI K probe							
GTX Naming Style	Emini 🔻 ex. MG	TO 113 / MGTRE	ECI KO 113				
System Clock							
Use External clock sou	rce						
🗖 Enable Diff Term							
Frequency	200	N	/Hz				
P Pin Location	AD12						
N Pin Location	AD11						
Pin Input Standard	LVDS	•					
Silicon Version							
Silicon Version	General ES			•			
•							
Datasheet		< <u>B</u> ack	Page 1 of 5	<u>N</u> ext ≻	Generate	<u>C</u> ancel	Help

Note: Presentation applies to the KC705

XILINX > ALL PROGRAMMABLE.

- Make the following settings:
 - Select: Independent
 TX/RX User Clocking
 - No. of Quads: 2
 - Select: QUAD 117 and QUAD 118
 - Max Rate (Gbps): 10.00
 - Refclk (MHz): 125.000
 - GTX Count: 8
- > Click Next

🏹 IBERT 7 Series GTX (ChipScope Pro - IBERT)	<u>_ </u>
Logi IBERT 7 Series GTX (ChipScope Pro - IBERT) xilinx.com:ip:chipscope_ibert_7series	
GT clocking mode selection C Dependent TX/RX User Clocking (Quad Based Protocol Selection) C Independent TX/RX User Clocking (GT based protocol selection - Upto 4 Quads) No. of Quads 2 Select Quad QUAD 117 Select Quad QUAD 118 Under of Protocols 1 Line rate settings Protocol Max Rate (Gbps) Data Width Refclk (MHz) GT count Quad PLL Name Protocol Number of Protocol	×
Custom_1	
GTXs Resources GTXs count 8 BUFG count 16	
Datasheet Generate Cancel	Help

Note: Presentation applies to the KC705

XILINX > ALL PROGRAMMABLE.

- Set Banks 117 and 118 to:
 - Custom 1 / 10.00 Gbps
- > Click Next

ic RF (IBERT 7 Series GTX ChipScope Pro - IBE	(RT) xilinx.com:ip:chipscope_ibert_7series_gtx
GTX Location	Protocol Selected	
MGT0_117	Custom 1 / 10.00 Gbps	
MGT1_117	Custom 1 / 10.00 Gbps	
MGT2_117	Custom 1 / 10.00 Gbps	_
MGT3_117	Custom 1 / 10.00 Gbps	
MGT0_118	Custom 1 / 10.00 Gbps	
MGT1_118	Custom 1 / 10.00 Gbps	
MGT2_118	Custom 1 / 10.00 Gbps	•
MGT3_118	Custom 1 / 10.00 Gbps	_
itals (GTs):	Custom_1 8 of 8	

Note: Presentation applies to the KC705

XILINX ➤ ALL PROGRAMMABLE.

4

Datasheet

Set Banks 117 and 118 Refclk Sources to:

– MGTREFCLK0 117

> Click Next

< Back

Page 4 of 5

 $\underline{N}ext >$

Note: Presentation applies to the KC705

XILINX ➤ ALL PROGRAMMABLE.

Generate

<u>C</u>ancel

ЪĹ

Help

> Click Generate

IBERT 7 Series GTX (ChipScope Pro -	IBERT)	
	RT 7 Series GTX cope Pro - IBERT)	xilinx.com:ip:chipscope_ibert_7series_gtx:2.02.a
BERT Design Summary		-
Component Name :	ibert_bank_117_118	
Number of Protocols :	1	
System Clock Source :	External (P Pin: AD12)	
System Clock Frequency :	200 MHz	
BUFG count :	17	
GTX count :	8	
MMCM count :	1	
Refclk sources :	1	
Board Configuration Settings :	User_Defined	
 	< Back Page 5 of 5	

Note: Presentation applies to the KC705

EXILINX > ALL PROGRAMMABLE.

After the IBERT core finishes generating, click Close on the Readme File window

Readme ibert_bank_117_118		?
The following files were generated for 'ibert_bank_117_118' in directory C:\kc705_iber	t\	<u> </u>
XCO file generator:		
Generate an XCO file for compatibility with legacy flows.		
•ibert_bank_117_118.xco		
Creates an implementation netlist:		
Creates an implementation netlist for the IP.		
• example_ibert_bank_117_118.bit		
•example_ibert_bank_117_118.pad		
•example_ibert_bank_117_118.pad.csv		
•example_ibert_bank_117_118.pad.txt		
•ibert_bank_117_118/example_design/example_ibert_bank_117_118.v		
 ibert_bank_117_118/example_design/example_ibert_bank_117_118_bb.v 		
 ibert_bank_117_118/example_design/ibert_bank_117_118_top.ucf 		
ibert_bank_11/_118/implement/chipscope_icon_1.xco ibert_bank_117_118/implement/chipscope_icon_1.xco		
 IDert_Dank_11/_118/Implement/coregen.cgp Short hard 117_118/Implement/coregen.cgp 		
 ibert_bank_117_118/implement/example_implement_ibert_bank_117_118.pr) ibert_bank_117_118/implement/example_implement_ibert_bank_117_118.yrt 		
 ibert_bank_117_110/implement/example_implement_bat ibert_bank_117_118/implement/implement_bat 		
• ibert_bank_117_118/implement/implement.bac		
•ibert_bank_117_118.pgc		
•ibert_bank_117_118.v		
<pre>•ibert_bank_117_118.veo</pre>		
Creates an HDL instantiation template:		
Creates an HDL instantiation template for the IP.		-
	class	
	Liose	Help



> SMA Cables

- www.rosenbergerna.com
- Part number: 72D-32S1-32S1-00610A
- SMA Quick connects
 - RADIALL
 - Part number: R125791501
 - Available here or here







Connect Optical Loopback Adapter

- <u>www.molex.com</u>
- SFP Loopback Adapter,
 5.0 db Attenuation
- Part # 74765-0904





- For testing Banks 115 and 116:
- > PCIe Testing Hardware:
 - HiTechGlobal PCI Express
 Test & SerialIO Expansion
 Module
 - <u>HTG-TEST-PCIE-SMA</u>
 - 16 SMA cables required
 - Requires power supply, either:
 - 4-pin Peripheral power connector from ATX power supply
 - Or:
 - HiTechGlobal PWR-12V-6A





- Connect SMA Cables:
 - TX0 P/N to RX0 P/N,
 TX1 P/N to RX1 P/N,
 etc.
- Insert KC705 into PCIe slot
- Connect the KC705 and HiTechGlobal power supplies
- Power up the KC705 and HiTechGlobal boards

Note: Presentation applies to the KC705

XILINX > ALL PROGRAMMABLE.

> Open ChipScope Pro and select JTAG Chain \rightarrow USB Cable... (1)

> Click OK (2)



Note: Presentation applies to the KC705

XILINX > ALL PROGRAMMABLE.

> Click OK (2)

ChipScope Pro Analyzer [new project]	- 🗆 ×
le <u>V</u> iew <u>J</u> TAG Chain <u>D</u> evice <u>W</u> indow <u>H</u> elp	
ew Project	
TAG Chain	
ChipScope Pro Analyzer	
JTAG Chain Device Order	
Index Name Device Name IR Length Device IDCODE USERCODE	
	0%
	110

Note: Presentation applies to the KC705

XILINX ➤ ALL PROGRAMMABLE.

- > Select Device \rightarrow DEV:0 MyDevice0 (XC7K325T)... \rightarrow Configure...
- Select <Design Path>\ready_for_download\ example_ibert_bank_115_116.bit

ChinScope Pro Analyze	r [new project]		ChipScope Pro Analyzer [new project]
<u>File View J</u> TAG Chain <u>Device Window H</u> elp			JTAG Configuration
***	DEV: <u>0</u> MyDevice0 (XC7K325T) •	<u>R</u> ename	File: example_ibert_bank_115_116.bit
New Project Configure JTAG Chain Show [DCODE DEV:0 MyDevice0 (XC7K325T) Show USERCODE XADC Console Show Configuration Status Show ITAC Instruction Register Show ITAC Instruction Register		Directory: C:\kc705_ibert\ready_for_download Partial Reconfiguration Bitstream Clean previous project setting	
		Show JTAG Instruction Register	Select New File
		ChipSc	 Import Design-level CDC File NOTE: This operation cannot be undone. Design-level CDC File Auto-create Buses File:
			Directory: C:\kc705_ibert\ready_for_download Select New File OK Cancel

UK

- **>** Select File \rightarrow Open Project...
- Select <Design Path>\ready_for_download\ibert_bank115_116.cpj

🗟 ChipScope Pro An	nalyzer [new project]	
<u>File View JTAG C</u>	Chain <u>D</u> evice <u>W</u> indow <u>H</u> elp	
New Project		
Open Project		4
<u>S</u> ave Project		
S <u>a</u> ve Project As	(XC7K325T)	
Pa <u>q</u> e Setup		
Print •	nsole	
Import		
<u>E</u> xport		
Exit		
	- Se	Chinscono Dio
A 7		
Deceling flor 0	Nu 705 ika dua adu ƙasarta suta a dar	
Reading file: C		ample_lbert_bank_iiio_iio_bit

> Click Yes on this Dialog

ChipScope Pro Analyzer [ibert_bank_115_116]	<u>_ [] ×</u>
<u>F</u> ile <u>V</u> iew <u>J</u> TAG Chain <u>D</u> evice <u>W</u> indow <u>H</u> elp	
BERT Console - DEV:0 MyDevice0 (XC7K325T) UNIT:1_0 MyIBERT K7 GTX1_0 (IBERT K7 GTX)	r ₪ 🛛
ChipScope Pro Analyzer - IBert K7GTX Project Settings Project settings do not match current core! Do you want to set up the IBERT K7 GTX core with settings from the cur Initia	▼I rent project?
Reading project file: C:\kc705_ibert\ready_for_download\ibert_bank_115_116.cpj	

XILINX > ALL PROGRAMMABLE.

> The line rate is 5.0 Gbps for all GTXs (1)

I ≤! ≤			
5T) UNIT:1_0 MyIBERT K7 GTX1_0 (IBE	RT K7 GTX)		ᄚᅜ
ort Settings RX Margin Analysis			
0Y1 GTX_X0Y2 GTX_X0Y3	GTX_X0Y4 GTX_X0Y	/5 GTX_X0Y6	GTX_X0Y7
	1		
115 GTX2_115 GTX3_115	GTX0_116 GTX1_11	6 GTX2_116	GTX3_116
DY1 GTX_X0Y2 GTX_X0Y3		/5 GTX_X0Y6	GTX_X0Y7
ps 5.0 Gbps 5.0 Gbps	5.0 Gbps 5.0 Gbp	s 5.0 Gbps	5.0 Gbps
CKED QPLL LOCKED QPLL LOCK	ED QPLL LOCKED QPLL LOC	KED QPLL LOCKED G	PLL LOCKED
▼ None ▼ None	▼ None ▼ None	▼ None ▼ N	lone 💌
et Reset Reset	Reset Reset	Reset	Reset
X Re TX Re RX Re TX Re RX F	e TX Re RX Re TX Re RX	Re TX Re RX Re TX	(Re RX Re
	rt Settings RX Margin Analysis NY1 GTX_X0Y2 GTX_X0Y3 15 GTX2_115 GTX3_115 NY1 GTX_X0Y2 GTX_X0Y3 ps 5.0 Gbps 5.0 Gbps CKED QPLL LOCKED QPLL LOCKI ▼ None ▼ None at Reset Reset X Re TX Re RX Re TX Re RX R	rt Settings RX Margin Analysis N1 GTX_X0Y2 GTX_X0Y3 GTX_X0Y4 GTX_X0Y 15 GTX2_115 GTX3_115 GTX0_116 GTX1_11 N1 GTX_X0Y2 GTX_X0Y3 GTX_X0Y4 GTX_X0Y ps 5.0 Gbps 5.0 Gbps 5.0 Gbps 5.0 Gbps CKED QPLL LOCKED QPLL LOCKED QPLL LOCKED QPLL LOCKED V None None None None None t Reset Reset Reset Reset X Re TX Re RX Re TX Re RX Re TX Re RX	rt Settings RX Margin Analysis N1 GTX_X0Y2 GTX_X0Y3 GTX_X0Y4 GTX_X0Y5 GTX_X0Y6 15 GTX2_115 GTX3_115 GTX_0_116 GTX1_116 GTX2_116 171 GTX_X0Y2 GTX_X0Y3 GTX_0_116 GTX1_116 GTX2_116 15 GTX_0Y2 GTX_X0Y3 GTX_0Y4 GTX_0Y5 GTX_0Y6 15 GTX_0Y2 GTX_0Y3 GTX_0Y4 GTX_0Y5 GTX_0Y6 16 GTX_0Y2 GTX_0Y3 GTX_0Y4 GTX_0Y5 GTX_0Y6 17 GTX_0Y2 GTX_0Y3 GTX_0Y4 GTX_0Y5 GTX_0Y6 18 S.0 Gbps S.0 Gbps S.0 Gbps S.0 Gbps S.0 Gbps G 19 None None None None None None None 14 Reset Reset Reset Reset

Note: Bank 115, 116: PCIe

EXILINX > ALL PROGRAMMABLE.

- > TX Diff Output Swing = 850 mV
- > TX Pre-Cursor = 1.67 dB; TX Post-Cursor = 0.68 dB

<u>.</u>	ChipScope Pro Anal	yzer [ibert_bank_	_115_116]							J×		
Elle	Jie view JTAG Chain Device IBERT_K7GTX Window Heip											
	IBERT Console	- DEV:0 MvDevice	0 (XC7K325T) UNI	T:1 0 Mylbert K7	GTX1 0 (IBERT K	7 GTX)				X		
MGT/BERT Settings DRP Settings Port Settings RX Margin Analysis												
		GTX_X0Y0	GTX_X0Y1	GTX_X0Y2	GTX_X0Y3	GTX_X0Y4	GTX_X0Y5	GTX_X0Y6	GTX_X0Y7			
	- TX/RX Re	TX Re RX Re	TX Re RX Re	TX Re RX Re	TX Re RX Re	TX Re RX Re	TX Re RX Re	TX Re RX Re	TX Re RX Re			
	– TX Polarit											
	- TX Error I	Inject	Inject	Inject	Inject	Inject	Inject	Inject	Inject			
	- TX Diff Ou	850 mV (1 💌	850 mV (1 💌	850 mV (1 💌	850 mV (1 💌	850 mV (1 💌	850 mV (1 💌	850 mV (1 💌	850 mV (1 💌			
	- TX Pre-Cu	1.67 dB (0 🔻	1.67 dB (0 💌	1.67 dB (0 💌	1.67 dB (0 💌	1.67 dB (0 🔻	1.67 dB (0 💌	1.67 dB (0 💌	1.67 dB (0 💌			
	- TX Post-C	0.68 dB (0 💌	0.68 dB (0 💌	0.68 dB (0 💌	0.68 dB (0 💌	0.68 dB (0 🔻	0.68 dB (0 💌	0.68 dB (0 💌	0.68 dB (0 💌			
	- RX Polarit											
	– Terminati	Program 💌	Program 💌	Program 💌	Program 💌	Program 💌	Program 💌	Program 💌	Program 💌			
-	Reading project 1	īle: C:\kc705_ibert	\ready_for_downlo	ad\ibert_bank_11	5_116.cpj							

- > TX/RX Data Patterns are set to PRBS 31-bit (1)
- Click BERT Reset buttons (2)

🕑 📑 💋 🔊	JTAG Scan Rate:	1s 🗸	6! ↔						
IBERT Console	- DEV:0 MyDevice	0 (XC7K325T) UNI	T:1_0 MyIBERT K7	GTX1_0 (IBERT K	(7 GTX)			· 다	
MGT/BERT Settings DRP Settings Port Settings RX Margin Analysis									
	GTX_X0Y0	GTX_X0Y1	GTX_X0Y2	GTX_X0Y3	GTX_X0Y4	GTX_X0Y5	GTX_X0Y6	GTX_X0Y7	
• MGT Settings									
P BERT Settings				•	1				
– TX Data P	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	
- RX Data P	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	
- RX Bit Err	5.807E-010	5.721E-010	5.636E-010	5.838E-010	5.742E-010	5.888E-010	5.710E-010	5.630E-010	
- RX Receiv	. 1.076E012	1.077E012	1.077E012	1.077E012	1.078E012	1.078E012	1.079E012	1.075E012	
- RX Bit Err	6.250E002	6.160E002	6.070E002	6.290E002	6.190E002	6.350E002	6.160E002	6.050E002	
BERT Re	Reset	Reset	Reset	Reset	Reset	Reset	Reset	Reset	

2

XILINX ➤ ALL PROGRAMMABLE.

> View the RX Bit Error Count (1)

<u>فا</u> ر	hipScope Pro Analy	yzer [ibert_bank_	_115_116]							
<u>F</u> ile	View JTAG Cha	ain <u>D</u> evice IBEF	RT_K7GTX Wind	ow <u>H</u> elp						
(8-8) (8-8	0 🗟 🖗 🛍	JTAG Scan Rate:	1 s 💌 S	5! ↔						
	IBERT Console	- DEV:0 MyDevice	0 (XC7K325T) UNI	T:1_0 MyIBERT K7	GTX1_0 (IBERT K	7 GTX)			ت م	X
	MGT/BERT Settin	ngs DRP Setti	ngs Port Settir	ngs 🛛 RX Margir	n Analysis					_
		GTX_X0Y0	GTX_X0Y1	GTX_X0Y2	GTX_X0Y3	GTX_X0Y4	GTX_X0Y5	GTX_X0Y6	GTX_X0Y7	
	⊶ MGT Settings									4
	P BERT Settings									
	- TX Data P	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	1
	- RX Data P	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	1
	- RX Bit Err	9.470E-013	9.533E-013	9.539E-013	9.576E-013	9.616E-013	9.623E-013	9.664E-013	9.673E-013	
	- RX Receiv	1.056E012	1.049E012	1.048E012	1.044E012	1.040E012	1.039E012	1.035E012	1.034E012	
	- RX Bit Err	0.000E000	0.000E000	0.000E000	0.000E000	0.000E000	0.000E000	0.000E000	0.000E000	
	BERT Re	Reset	Reset	Reset	Reset	Reset	Reset	Reset	Reset	
									-	
	Reading project f	ile: C:\kc705_ibert	\ready_for_downlo	ad\ibert_bank_11	5_116.cpj 1					

- > Using the SMA cables:
 - Connect J19 to J17
 - Connect J20 to J66



- Insert the SFP Loopback Adapter
- Power on the KC705 board





> Open ChipScope Pro and select JTAG Chain \rightarrow USB Cable... (1)

> Click OK (2)



Note: Presentation applies to the KC705

XILINX > ALL PROGRAMMABLE.

> Click OK (1)

hipScope Pro Analyzer [new project]	
<u>V</u> iew JTAG Chain <u>D</u> evice <u>W</u> indow <u>H</u> elp	
v Project 🕴	
.G Chain	
ChipScope Pro Analyzer	
JTAG Chain Device Order	
Index Name Device Name IR Length Device IDCODE USERCODE	
U MyDeviceU XC7K3251 6 33651093	
	70

Note: Presentation applies to the KC705

XILINX ➤ ALL PROGRAMMABLE.

- > Select Device \rightarrow DEV:0 MyDevice0 (XC7K325T)... \rightarrow Configure...
- Select <Design Path>\ready_for_download\ example_ibert_bank_117_118.bit

ChinScope Pro Analyze	r [new project]			ChipScope F	Pro Analyzer [new project]	X	
<u>File View</u> JTAG Chain	Device Window Help			JTAG Configuration			
	DEV:0 MyDevice0 (XC7K325T) •	Rename		File:	example_ibert_bank_117_118.bit	:	
New Project JTAG Chain P DEV:0 MyDevice0 (XC7K325T) XADC Console		<u>Configure</u> Show IDCODE Show <u>U</u> SERCODE		Directory:	C:\kc705_ibert\ready_for_downlos	ad	
		Show Configuration Status Show JTAG Inst <u>r</u> uction Register	uuuu		Select New File		
		Chip	Sco	Import I NOTE: T Design-le Auto-c File: Directory:	Design-level CDC File This operation cannot be undone. wel CDC File create Buses C:\kc705_ibert\ready_for_downloa	ad	
					Select New File		
Notes Dressrete					OK Cancel		

UK

- **>** Select File \rightarrow Open Project...
- Select <Design Path>\ready_for_download\ibert_bank117_118.cpj

🗟 ChipScope Pro An	alyzer [new project]	
<u>File View JTAG C</u>	chain <u>D</u> evice <u>W</u> indow <u>H</u> elp	
<u>N</u> ew Project		
Open Project		4
<u>S</u> ave Project		
S <u>a</u> ve Project As	(XC7K325T) e BERT K7 GTX1_0 (IBERT K7 GTX) hsole	
Pa <u>q</u> e Setup		
Print 🕨		
Import		
<u>E</u> xport		
Exit		
		Chinscond Dro
A.T.		
A. T.		
Reading file: C	:\kc705_ibert\ready_for_download\e	(ample_ibert_bank_117_118.bit

> Click Yes on this Dialog



🗶 XILINX 🕨 ALL PROGRAMMABLE.

- > The line rate is 10.0 Gbps for all GTXs (1)
- > Set GTX0_117 and GTX2_117 to None (2)

	ChipScope Pro Ana	lyzer [ibert_bank	_117_118]						_			
<u>F</u> il	<u>F</u> ile <u>V</u> iew <u>J</u> TAG Chain <u>D</u> evice IBERT_K7GTX <u>W</u> indow <u>H</u> elp											
-01-0 100-0	🕑 📑 💋 🛇	JTAG Scan Rate:	1 s 🗨	5! ↔								
	BERT Console - DEV:0 MyDevice0 (XC7K325T) UNIT:1_0 MyIBERT K7 GTX1_0 (IBERT K7 GTX)											
MGT/BERT Settings DRP Settings Port Settings RX Margin Analysis												
		GTX_X0Y8	GTX_X0Y9	GTX_X0Y10	GTX_X0Y11	GTX_X0Y12	GTX_X0Y13	GTX_X0Y14	GTX_X0Y15			
	MGT Settings		1							4		
	- MGT Alias	GTX0_117	GTX1_117	GTX2_117	GTX3_117	GTX0_118	GTX1_118	GTX2_118	GTX3_118			
	– Tile Locati	GTX_X0Y8	GTX, X0Y9	GTX_X0Y10	GTX_X0Y11	GTX_X0Y12	GTX_X0Y13	GTX_X0Y14	GTX_X0Y15			
	– MGT Link	10.0 Gbps	10.0 Gbps	10.0 Gbps	10.0 Gbps	10.0 Gbps	10.0 Gbps	10.0 Gbps	10.0 Gbps			
	- PLL Status	QPLL LOCKED	QPLL LOCKED	QPLL LOCKED	QPLL LOCKED	QPLL LOCKED	QPLL LOCKED	QPLL LOCKED	QPLL LOCKED			
	– Loopback	None 💌	Near-End 💌	None 💌	Near-End 💌	Near-End 💌	Near-End 💌	Near-End 💌	Near-End 💌			
	- Channel	Reset	Reset	Reset	Reset	Reset	Reset	Reset	Reset			
	- TX/RX Re	TX Re 2 Re	TX Re RX Re	TX Re 2 Re	TX Re RX Re	TX Re RX Re	TX Re RX Re	TX Re RX Re	TX Re RX Re			
	Reading project	file: C:\kc705_iber	Rready_for_downlo	oad\ibert_bank_11	7_118.cpj							

- > TX Diff Output Swing = 850 mV
- > TX Pre-Cursor = 1.67 dB; TX Post-Cursor = 0.68 dB

Eile	ChipScope Pro Analyzer [ibert_bank_117_118] ile View JTAG Chain Device IBERT_K7GTX Window Help												
8-8) (9-9	Image: Image												
	🗐 IBERT	Console	- DEV:0 MyDevice	0 (XC7K325T) UNI	T:1_0 MyIBERT K7	GTX1_0 (IBERT K	7 GTX)			o [*] ⊘	X		
	MGT/BE	T/BERT Settings DRP Settings Port Settings RX Margin Analysis											
			GTX_X0Y8	GTX_X0Y9	GTX_X0Y10	GTX_X0Y11	GTX_X0Y12	GTX_X0Y13	GTX_X0Y14	GTX_X0Y15			
	- TX	/RX Re	TX Re RX Re	TX Re RX Re	TX Re RX Re	TX Re RX Re	TX Re RX Re	TX Re RX Re	TX Re RX Re	TX Re RX Re			
	- TX	Polarit											
	- TX	Error I	Inject	Inject	Inject	Inject	Inject	Inject	Inject	Inject	H		
	- TX	Diff Ou	850 mV (1 💌	850 mV (1 💌	850 mV (1 💌	850 mV (1 🔻	850 mV (1 💌						
	- TX	Pre-Cu	1.67 dB (0 💌	1.67 dB (0 🔻	1.67 dB (0 💌	1.67 dB (0 💌	1.67 dB (0 💌	1.67 dB (0 💌	1.67 dB (0 💌	1.67 dB (0 🔻			
	- TX	Post-C	0.68 dB (0 💌	0.68 dB (0 💌	0.68 dB (0 💌	0.68 dB (0 💌	0.68 dB (0 💌	0.68 dB (0 💌	0.68 dB (0 💌	0.68 dB (0 💌			
	- RX	Polarit											
	- Tei	rminati	Program 💌	Program 💌	Program 💌	Prodram 💌	Program 💌	Program 💌	Program 💌	Program 💌			
	Readin	g project f	file: C:\kc705_iber	Rready_for_downlo	oad\ibert_bank_11	7_118.cpj							

- > TX/RX Data Patterns are set to PRBS 31-bit (1)
- Click BERT Reset buttons (2)

🕑 📑 🛛	💋 🖸 JTAO	∋ Scan Rate:	1 s 💌 🤅	5! ↔						
🕅 IBERT Co	onsole - DEV:	:0 MyDevice	0 (XC7K325T) UNI	T:1_0 MyIBERT K7	GTX1_0 (IBERT K	7 GTX)			□ □	
MGT/BERT Settings DRP Settings Port Settings RX Margin Analysis										
	G	TX_X0Y8	GTX_X0Y9	GTX_X0Y10	GTX_X0Y11	GTX_X0Y12	GTX_X0Y13	GTX_X0Y14	GTX_X0Y15	
⊶ MGT Set	ttings									
9 BERT Se	ettings				•	1				
- TX Da	ata P PRB	IS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	
- RX D	ata P <mark>.</mark> PRB	IS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	
– RX Bi	it Err 1.	818E-001	1.260E-001	1.604E-001	3.746E-010	1.098E-001	1.101E-001	1.323E-001	1.324E-001	
- RX R	eceiv 2.	175E012	2.176E012	2.177E012	2.178E012	2.179E012	2.180E012	2.181E012	2.182E012	
- RX Bi	it Err 3.	954E011	2.742E011	3.492E011	8.160E002	2.393E011	2.400E011	2.884E011	2.889E011	
BERT	r Re	Reset	Reset	Reset	Reset	Reset	Reset	Reset	Reset	

2

XILINX ➤ ALL PROGRAMMABLE.

> View the RX Bit Error Count on the SMA and SFP (1)

🗐 Ch	ipScope Pro Anal	yzer [ibert_bank	_117_118]											
<u>F</u> ile	jile <u>V</u> iew JTAG Chain <u>D</u> evice IBERT_K7GTX <u>W</u> indow <u>H</u> elp													
	🚔 😰 📑 💋 👏 JTAG Scan Rate: 15 🔍 S! \leftrightarrow													
	🗐 IBERT Console - DEV:0 MyDevice0 (XC7K325T) UNIT:1_0 MyIBERT K7 GTX1_0 (IBERT K7 GTX)													
		GTX_X0Y8	GTX_X0Y9	GTX_X0Y10	GTX_X0Y11	GTX_X0Y12	GTX_X0Y13	GTX_X0Y14	GTX_X0Y15					
	• MGT Settings	-							1					
	P BERT Settings													
	– TX Data P	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌					
	- RX Data P	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌	PRBS 31 💌					
	- RX Bit Err	5.833E-012	5.919E-012	6.324E-012	6.645E-012	6.756E-012	7.180E-012	7.603E-012	7.726E-012					
	- RX Receiv	1.714E011	1.689E011	1.581E011	1.505E011	1.480E011	1.393E011	1.315E011	1.294E011					
	- RX Bit Err	0.000E000	0.000E000	0.000E000	0.000E000	0.000E000	0.000E000	0.000E000	0.000E000					
	BERT Re	Reset	Reset	Reset	Reset	Reset	Reset	Reset	Reset					
L														
	Reading project 1	file: C:\ker o5_iber	t\ready_for_downli	oad\iben_pank_11	7_118.cpj									

Note: Presentation applies to the KC705

XILINX ➤ ALL PROGRAMMABLE.



References

> ChipScope Pro

- ChipScope Pro Software and Cores User Guide
 - <u>http://www.xilinx.com/support/documentation/sw_manuals/</u> xilinx14_3/chipscope_pro_sw_cores_ug029.pdf


Documentation

Documentation

> Kintex-7

- Kintex-7 FPGA Family
 - http://www.xilinx.com/products/silicon-devices/fpga/kintex-7/index.htm

KC705 Documentation

- Kintex-7 FPGA KC705 Evaluation Kit
 - <u>http://www.xilinx.com/products/boards-and-kits/EK-K7-KC705-G.htm</u>
- KC705 Getting Started Guide
 - <u>http://www.xilinx.com/support/documentation/boards_and_kits/ug883_K7_KC705_Eval_Kit.pdf</u>
- KC705 User Guide
 - <u>http://www.xilinx.com/support/documentation/boards_and_kits/ug810_KC705_Eval_Bd.pdf</u>
- KC705 Reference Design User Guide
 - <u>http://www.xilinx.com/support/documentation/boards_and_kits/ug845_Ref_Design.pdf</u>

