Ecole Numérique 2016 IN2P3, Aussois, 21 Juin 2016

### **OpenCL On FPGA**

Marc Gaucheron INTEL Programmable Solution Group



© 2016 Altera—Public

#### Agenda

- FPGA architecture overview
- < Conventional way of developing with FPGA
- OpenCL: abstracting FPGA away
- ALTERA BSP: abstracting FPGA development
- < Live Demo
- Contract Contract




#### **FPGA** architecture overview



© 2016 Altera—Public


#### **FPGA Architecture: Fine-grained Massively Parallel**

- Millions of reconfigurable logic elements
- Thousands of 20Kb memory blocks
- Thousands of Variable Precision DSP blocks
- Content of High-speed transceivers
- Multiple High Speed configurable Memory Controllers
- < Multiple ARM© Cores






#### **FPGA Architecture: Basic Elements**




now part of Intel


#### **FPGA Architecture: Flexible Interconnect**



#### **FPGA Architecture: Flexible Interconnect**




#### **FPGA Architecture: Custom Operations Using Basic Elements**





now part of Intel

#### **FPGA Architecture: Memory Blocks**



#### **FPGA Architecture: Memory Blocks**






now part of Intel

11 © 2016 Altera—Public


#### **DSP block architecture**





#### **Elementary math functions supporting floating point**

- Coverage of ~70 elementary math functions
- Patented & published efficient mapping to FPGA hardware
  - Polynomial approximation, Horner's method, truncated multipliers, ...
- Compliant to OpenCL & IEEE754 accuracy standards
- Rounding mode options for fundamental operators
- Half- to Double-precision



tors		FPAddN FPSubExpert FPAddSub \ FPAddSubExpert
Trigonometrics of pi*x		FPFusedAddSub FPMul
FPSinPiX FPCosPiX FPTanPiX FPCotPiX	Inverse trigonometric functions	FPMulExpert FPConstMul FPAcc FPSqrt
Exp, Log and Power	FPArcsinPi FPArccosX	FPDivSqrt FPRecipSqrt
FPLn FPLn1px FPLog10 FPLog2 FPExp FPExpFPC	FPArccosPi FPArctanX FPArctanPi FPArctan2	FPCbrt FPDiv FPInverse FPFloor FPCeil FPRound FPRint FPFrac FPMod FPDim FPAbs
	Conversion	
FPExpM1 FPExp2 FPExp10 FPPowr	FXPToFP FPToFXP FPToFXPExpert FPToFXPFused	
Trig with argument reduction	FPToFP	FPMin FPMax
FPSinX FPCosX FPSinCosX FPTanX FPCotX	Macro Operators	FPMinAbs FPMaxAbs FPMinMaxFused FPMinMaxAbsFused FPCompare FPCompareFused
	FPFusedHorner FPFusedHornerExpert FPFusedHornerMulti FPFusedMultiFunction	

#### Trigonometrics misc

FPHypot FPRangeReduction

#### **Basic Floating Point**

FPAdd FPAddExpert

FPAddN


© 2015 Altera Corporation—Confidential

#### **FPGA Architecture: Configurable Connectivity = Efficiency**

Blocks are connected into a **custom data-path** that matches your application.

Streaming data-path more efficient than copying to/from global memory

now part of Intel







## 5.5M Logic Elements

Up to 70% Lower Power

### Up to 10 TFLOPS

Stratix 10 FPGA · SOC

HyperFlex<sup>M</sup>

Core Fabric

Ĩ

EMIB

EMIB

W

EMIB

Heterogeneous up to 1TB/S 3D SIP Integration

Intel 14 nm Tri-Gate


Quad-Core Cortex-A53 ARM Processor

Most Comprehensive Security **Developing with FPGA** 



© 2016 Altera—Public

#### **Typical Programmable Logic Design Flow**



#### **Design entry/RTL coding**

- Behavioral or structural description of design

#### **RTL** simulation

- Functional simulation

(Mentor Graphics ModelSim<sup>®</sup> or other 3<sup>rd</sup>-party simulators)

- Verify logic model & data flow (no timing delays)


- Translate design into device specific primitives
- Optimization to meet required area & performance constraints
- Quartus II synthesis, Precision Synthesis, Synplify/Synplify Pro,

#### Place & route (Fitting)

- Map primitives to specific locations inside target technology with reference to area & performance constraints
- Specify routing resources to be used
- Result: Post-fit netlist




#### **Typical Programmable Logic Design Flow**






#### **Application Development Paradigm**





#### The magic trick ?









FpgaC





**OpenCL Concepts** 



© 2016 Altera—Public

#### **Setting the right expectations**

We have to think data parallelism

 Algorithms have to be rethink at the mathematics level.

001100101

\_ 001100110011

#### **OpenCL C Language**

#### Contract Contract

– No standard C99 headers, function pointers, recursion, variable length arrays, and bit fields

#### Additions to the language for parallelism

- Work-items and workgroups
- Vector types
- Synchronization


#### Address space qualifiers

#### Built-in functions




#### **OpenCL Kernels: Parallel Threads**

- A kernel is a function executed on an Accelerator device
  - Array of threads, in parallel
- All threads (or work-items) execute the same code, can take different paths
- Each thread has an ID
  - Select input/output data
  - Control decisions






#### **OpenCL Kernels: Divide into Workgroups**



Threads in workgroups can cooperate with each through fast local (on-chip) memory



#### **Data Organization**





#### **Memory hierarchy**

#### < Thread:

- Registers


#### < Thread:

- Private memory

#### < Workgroups:

- Local or Shared memory

# All Workgroups: Global memory





### **OpenCL: abstracting FPGA away**



© 2016 Altera-Public

#### **Altera OpenCL Program Overview**


#### 2010 research project

- Toronto Technology Center
- 2011 Development started
  - Proof of concept
  - 9 customer evaluations
- < 2012 Early Access Program
  - Demo's at Supercomputing '12
  - Over 60 customer evaluations
- 2013 First public release
  - Publically available May 2013
  - Passed Conformance Testing
    - < >8500 programs run properly

- Public release 13.1 (Nov 2013)
  - Channels (Streaming IO)
  - Example Designs
  - SoC Support
- Release 14.0 (June 2014)
  - Platforms
  - Emulator/Profiler
  - Rapid Prototyping
- Release 14.1 (Nov 2014)
  - Arria 10 support
  - Shared Virtual Memory (PoC)
- Release 15.1 (Nov 2015)
  - Kernel Update
  - Library support



#### **OpenCL Use Model: Abstracting the FPGA away**




#### **OpenCL on GPU/Multi-Core CPU Architectures**

#### < Conceptually many parallel threads

#### Simplified View

- Each thread runs sequentially on a different processing element (PE)
- Fixed #s of Functional Units, Registers available on each PE
- Many processing elements are available to provide significant parallel speedup





#### **OpenCL on FPGA**

#### < OpenCL kernels are translated into a highly parallel circuit


- A unique functional unit is created for every operation in the kernel
  - Memory loads / stores, computational operations, registers
- Functional units are only connected when there is some data dependence dictated by the kernel
- Pipeline the resulting circuit with a new thread on each clock cycle to keep functional units busy


# Amount of parallelism is dictated by the number of pipelined computing operations in the generated hardware



#### **Example Pipeline for Vector Add**

#### 8 threads for vector add example







- On each cycle the portions of the pipeline are processing different threads
- While thread 2 is being loaded, thread 1 is being added, and thread 0 is being stored



#### **Example Pipeline for Vector Add**



#### 8 threads for vector add example





- On each cycle the portions of the pipeline are processing different threads
- While thread 2 is being loaded, thread 1 is being added, and thread 0 is being stored



#### **Example Pipeline for Vector Add**









- On each cycle the portions of the pipeline are processing different threads
- While thread 2 is being loaded, thread 1 is being added, and thread 0 is being stored



### **Example Pipeline for Vector Add**

#### 8 threads for vector add example







- On each cycle the portions of the pipeline are processing different threads
- While thread 2 is being loaded, thread 1 is being added, and thread 0 is being stored



### **Example Pipeline for Vector Add**

#### 8 threads for vector add example






- On each cycle the portions of the pipeline are processing different threads
- While thread 2 is being loaded, thread 1 is being added, and thread 0 is being stored



### Mapping a simple program to an FPGA







# CPU activity, step by step

R0 ← Load Mem[100]

R1 ← Load Mem[101]


R2 ← Load #42


 $R2 \leftarrow Mul R1, R2$ 

 $R0 \leftarrow Add R2, R0$ 


© 2016 Altera-Public

40











## On the FPGA we unroll the CPU hardware...


R0 ← Load Mem[100]

R1 ← Load Mem[101]


R2 ← Load #42

R2 ← Mul R1, R2

 $R0 \leftarrow Add R2, R0$ 









## ... and specialize by position

R0 ← Load Mem[100]


R1 ← Load Mem[101]

R2 ← Load #42

R2 ← Mul R1, R2

 $R0 \leftarrow Add R2, R0$ 

Store R0  $\rightarrow$  Mem[100]



1. Instructions are fixed. Remove "Fetch"



## ... and specialize


R0 ← Load Mem[100]

 $R1 \leftarrow Load Mem[101]$ 

R2 ← Load #42

 $R2 \leftarrow Mul R1, R2$ 

 $R0 \leftarrow Add R2, R0$ 



- 1. Instructions are fixed. Remove "Fetch"
- 2. Remove unused ALU ops



## ... and specialize


R0 ← Load Mem[100]

 $R1 \leftarrow Load Mem[101]$ 

R2 ← Load #42


R2 ← Mul R1, R2

 $R0 \leftarrow Add R2, R0$ 




- 1. Instructions are fixed. Remove "Fetch"
- 2. Remove unused ALU ops
- 3. Remove unused Load / Store










- 1. Instructions are fixed. Remove "Fetch"
- 2. Remove unused ALU ops
- 3. Remove unused Load / Store
- 4. Wire up registers properly! And propagate state.





- - 1. Instructions are fixed. Remove "Fetch"
  - 2. Remove unused ALU ops
  - 3. Remove unused Load / Store
  - 4. Wire up registers properly! And propagate state.
  - 5. Remove dead data.



### ... and specialize

R0 ← Load Mem[100]

R1 ← Load Mem[101]

R2 ← Load #42

R2 ← Mul R1, R2

 $R0 \leftarrow Add R2, R0$ 

- 1. Instructions are fixed. Remove "Fetch"
- 2. Remove unused ALU ops
- 3. Remove unused Load / Store
- 4. Wire up registers properly! And propagate state.
- 5. Remove dead data.
- 6. Reschedule!




## **Custom data-path on the FPGA matches your algorithm!**

High-level code

Mem[100] += 42 \* Mem[101]

Custom data-path




Build exactly what you need: Operations Data widths Memory size & configuration

### Efficiency:

**Throughput / Latency / Power** 



### What Hardware do we produce?






# **ALTERA SDK for OpenCL**


**Development Flow & Features** 




© 2016 Altera—Public



















### **OpenCL Kernel Development Flow**





### x86 emulator

Enable functional debug on x86 system of kernel code

- Prototype support to allow users run kernels on x86 platform
- Debug support for Altera vendor specific debug support such as channels




### < Supports

- OpenCL syntax
- Channels
- Printf




#### Profiler

Instrument the pipeline with performance counters and profiling logicTransfer the profiling information to the host via PCIe link





now part of Inte

#### **Guaranteed Timing Flow**




### **Optimization Report Example: Load to Store dependency**







### **Optimization Report Example: Accumulating a value**



### **Architecture Visualizer (Hidden)**

Kernels	vis	Hierarchical and interactive
1 #define N 256	Stall Points Graph Area Report	Details
<pre>2 3 // Basic testcase for memory instructions 4 // Check width, style, and that global memory load/stores 5 // are not stall-free. 6 kernel 7 void meminst( global int* restrict in, 8</pre>	Basic Block 0       Global Memory         Basic Block 1       Basic Block 2	



### **Detailed Area Report (aocl analyze-area)**

#### Per-line area break-down.

- Very useful, as single careless line of code can burn many FPGA resources.

fft2d.ter	mp.cl fft_8.cl twld_radix4_8.cl	
120		
129	a75 <<= (LOGN / 2);	
130	where = (x & ~mask)   a1210   a75;	
131	where global = mangle bits(where);	
132 -	} else {	
133	where $= x;$	
134	where global = where;	
135	}	
136		
137	uint buf base addr = where & ((1 <<	
	(LOGN + LOGPOINTS)) - 1);	
138	buf[buf base addr] = src[where global];	
139	buf[buf_base_addr + 1] = src[where_glob	
	al + 1];	
140	buf[buf_base_addr + 2] = src[where_glob	
	al + 2];	
141	buf[buf_base_addr + 3] = src[where_glob	
	al + 3];	
142	buf[buf_base_addr + 4] = src[where_glob	
	al + 4];	
143	<pre>buf[buf_base_addr + 5] = src[where_glob</pre>	
	al + 5];	
144	buf[buf_base_addr + 6] = src[where_glob	
	al + 6];	
145	<pre>buf[buf_base_addr + 7] = src[where_glob</pre>	
	al + 7];	
146		
147	barrier(CLK_LOCAL_MEM_FENCE);	
148		
149	int row = get_local_id(0) >> (LOGN -	
	LOGPOINTS);	
150	int col = get_local_id(0) & (N / POINTS	
	- 1);	
151		

itry	Resources	Resources				
erations	LEs	FFs	RAMs	DSPs		
fft2d.temp.cl:114	0	o	o	o		
fft2d,temp.cl:128	o	0	o	0		
fft2d.temp.cl:129	0	0	0	o		
fft2d.temp.cl:130	<u>o</u>	0	0	0		
fft2d.temp.cl:137	46	123	1	0		
fft2d.temp.cl:138	507	2082	13	0		
fft2d.temp.cl:147	110	73	0	0		
fft2d,temp.cl:150	Q	0	0	0		
fft2d.temp.cl:154	20	29	0	o		
fft2d.temp.cl:155	19	29	o	0		



# **Additional Altera OpenCL Collateral**

- < <u>White papers on OpenCL</u>
- < <u>OpenCL online demos</u>
- < <u>OpenCL design examples</u>
- < Instructor-Led training
  - Parallel Computing with OpenCL Workshop by Altera (1 Day)
  - <u>Optimization of OpenCL for Altera FPGAs Training by Altera</u> (1 Day)
- < Online training
  - Introduction to Parallel Computing with OpenCL
  - Writing OpenCL Programs for Altera FPGAs
  - Running OpenCL on Altera FPGAs
  - Single-Threaded vs. Multi-Threaded Kernels
  - Building Custom Platforms for Altera SDK for OpenCL

< OpenCL board partners page




# **ALTERA BSP: abstracting FPGA development**




© 2016 Altera-Public

### **An adaptable Board Support Package**




#### **Channels Advantage**

### **Standard OpenCL**




### Altera Vendor Extension IO and Kernel Channels



channel int DataChannel;


```
kernel producer(...) {
   write_channel_altera(DataChannel, value);
}
kernel consumer(...) {
   value = read_channel_altera(DataChannel);
}
```

### Start with OpenCL ready platforms 1/2





### **Start with OpenCL ready platforms 2/2**














### Shared Virtual Memory (SVM) Platform Model

- < OpenCL 1.2
  - Traditional Hosted Heterogeneous Platform







- < OpenCL 2.0
  - New Hosted Heterogeneous Platform with SVM



now part of Inte







# **Live Demo**



© 2016 Altera-Public

# **Developing a Custom OpenCL BSP**

Deep Dive



© 2016 Altera—Public

#### **Recommended Hardware**

#### Contemporation Contemporatio Contemporation Contemporation Contemporation Cont

- Available PCIe slot (if using PCIe-based accelerator card)
- x86 based development system
- Altera device documentation defines minimum recommended system RAM

# FPGA accelerator card

- PCIe interface or SoC
- DDR3 or DDR4 External Memory
- Embedded USB blaster or JTAG header



### **Software Requirements**

#### Operating system: 64-bit<sup>1</sup>

- Microsoft 64-bit Windows 7 on the x86-64 architecture
- Red Hat Enterprise 64-bit Linux (RHEL) 6.0 on the x86-64 architecture

# < Quartus Prime

- Accelerator devices installed
- Quartus Prime license

# Altera SDK for OpenCL

- Must match Quartus Prime version
- Altera SDK for OpenCL License
- < C compiler for host code
  - E.g. Microsoft® Visual Studio or GCC
  - Needed to compile the host program
  - Able to compile and link 64-bit code
    - Except when targeting a SoC host

software



#### **SDK Components**

# < AOCL Utility

- Perform various tasks related to the board, drivers, and compile process

# Altera Offline Compiler (AOC)

 Translates your OpenCL C kernel source file into an FPGA hardware image ready to be loaded onto the Altera FPGA

# < Host Libraries

- Provides the OpenCL host Platform API and Runtime API to be used by OpenCL host applications
- Libraries for the host program to link to



# Altera OpenCL (AOCL) Utility

- Custom Platforms must support a set of aocl utilities
  - Executables delivered in a subdirectory within the Custom Platform files
- AOCL looks for corresponding executables when respective aoc1 calls are
   made
   made
- (aocl install)
  - Installs driver into the host operating system
- (aocl install)
  - Removes driver from the host operating system
- < program (aocl program <device> <kernel file>.aocx)
  - Programs the FPGA using the provided aocx file
- < flash (aocl flash <device> <kernel\_file>.aocx)
  - Programs base programming image into Flash
- diagnose (aocl diagnose [<device\_name>])
  - Confirms board functionality



#### aoc Output Files

# < <kernel file>.aoco

Intermediate object file representing the created hardware system

# <kernel file>.aocx

Kernel executable file used to program FPGA

# < <kernel file> folder

- <kernel file>.log
  - Main compile log including estimated resource usage, optimization report, and compile messages
- Quartus project
  - < Project files
  - < Source files
  - < Timing reports
  - < quartus\_sh\_compile.log</pre>
    - Output from the Quartus software compile
    - Useful for error checking



### **Compiling the Host Program**

Use a conventional C compiler (Visual Studio/GCC)


Add %ALTERAOCLSDKROOT%/host/include to your file search path

- Recommended to use aocl compile-config
- Include CL/opencl.h in your source code
- Link to Altera OpenCL libraries
  - Link to libraries located in the <code>%ALTERAOCLSDKROOT%/host/<OS>/lib directory</code>
    - **Recommended to use** aocl link-config



#### **Custom Platforms**

Framework of host software and FPGA interface design to enable the use of OpenCL on a custom board





#### **Custom vs. Preferred Platform**

Description	Custom	Preferred	
Flexibility	High	Low	
Supports Custom Boards	Yes	No	
Supports Custom Interfaces	Yes	No	
Design skills required	Many	Fewer	
HDL coding skills required	Yes	No	
High-speed interface skills required	Yes	No	
Software coding skills required	More	Some	
Development Time	Higher	Lower	
Qsys system design effort required	Yes	No	
Floorplanning effort required	Yes	No	



#### **Custom Platform BSP Overview**

# < Goals

- Allow Altera® SDK for OpenCL<sup>™</sup> to automatically create FPGA images from OpenCL kernel C code for custom boards
- Allow the compilation of OpenCL host code to easily run kernels on the FPGA board

# < Tools

- Custom Platform Toolkit
- Use one of the reference platforms as a starting point
  - Network Reference Platform
  - High Performance Computing (HPC) Reference Platform
  - FPGA design, software, and board bring up skills required
- Not required if using an Altera Preferred Board for OpenCL
  - Download BSP from the board vendor



#### **Reference Platforms**

# Stratix V Network Reference Platform

- User Guide
- Download from OpenCL board <u>platforms landing page</u>
- Stratix V Reference Platform
  - Ships with the Altera SDK for OpenCL
- < Cyclone V SoC Reference Platform
  - User Guide
  - Ships with the Altera SDK for OpenCL
- Template project Custom BSP toolkit deliverable
  - Skeleton design
- Arria 10 GX Reference Platform
  - Contact your Altera representative for the latest version



### **Custom Platform Development Support**

# Custom Platform developer page

 <u>https://www.altera.com/products/design-software/embedded-software-developers/opencl/developer-</u> <u>zone.html#Custom</u>

# Custom Platform Toolkit

 <u>https://www.altera.com/products/design-software/embedded-software-developers/opencl/developer-</u> zone.html#Custom

#### Custom Platform Toolkit User Guide

<u>https://www.altera.com/content/dam/altera-www/global/en\_US/pdfs/literature/hb/opencl-sdk/ug\_aocl\_custom\_platform\_toolkit.pdf</u>



# **Developing a Custom OpenCL BSP**

Important New Quartus Software Features<sup>1</sup>

1. These features apply to Quartus Prime Pro which only supports Arria 10 devices and newer



© 2016 Altera—Public

#### **Partitions and blocks**

#### Partitions/blocks and like instances/entities

- Except that most of the time, they're one-to-one
- In PR, one partition can have multiple blocks

### < In fact, a partition is *always* an instance


- The partition name is the instance name
- <u>A partition is simply an instance that cannot be dissolved</u>

# A block is the implementation of a partition

- Local assignments
- A netlist
- Placement and routing information



#### **Setting Partitions**<sup>1</sup>




set\_instance\_assignment -name PARTITION a\_block -to a
set\_instance\_assignment -name PARTITION c\_block -to c
set\_instance\_assignment -name PARTITION bf\_block -to b|f
set\_instance\_assignment -name PARTITION cg\_block -to c|g

1. Partitions must be set in the QSF file at this time. Partitions will be supported in the GUI in a future version of Quartus software.



# **Partial Reconfiguration (PR)**

- The ability to reconfigure (reprogram) part of the device, while the rest of the device is running
- Used by the OpenCL Runtime to program kernels without disturbing the periphery
- PR for Arria 10 devices is Early Access<sup>1</sup> only in 15.1



1. PR for OpenCL as shown is not available for previous devices. Previous devices used Configuration via Protocol (CvP) for OpenCL.



# **Commonly Used PR Terms**

# < Static region

- Remains constant across all PR personas
- Part(s) of the design not changed by PR
- Essentially the BSP
- PR partition
  - A design partition targeted for PR

# PR region

- A physical location assigned to a PR partition
- Contains the kernels generated by the aoc compiler

# < Persona

- One of the variations in functionality that a PR region can take
- A PR region may have more than 1 persona

# < Freeze Wrapper

discussed later

# **Developing a Custom OpenCL BSP**

Hardware Development



© 2016 Altera—Public

#### Hardware Procedure - Setup Environment

- 1. Copy the Arria 10 GX Reference Platform
- 2. Rename the directories of the platform
- 3. Modify the XML files
- 4. Modify the environment variables
- 5. Conduct a base compile using boardtest.cl
- 6. Verify timing
- 7. Copy the base\_qhd.qar file to the custom BSP directory<sup>1</sup>
- 8. Conduct an import compile with a simple kernel
- 9. Verify error free compile



#### Modify board\_env.xml file<sup>1</sup>

# Modify the <your\_custom\_platform>/board\_env.xml file to match the names of your platform and board directories

```
<?xml version="1.0"?>
<board_env version="15.1" name="custom_platform">
<hardware dir="hardware" default="my_board"></hardware>
<platform name="linux64">
<mmdlib>%b/linux64/lib/libaltera_a10_ref_mmd.so</mmdlib>
<linkflags>-L%b/linux64/lib</linkflags>
<linklibs>-laltera_a10_ref_mmd</linklibs>
<utilbindir>%b/linux64/libexec</utilbindir>
</platform>
```

1. The board\_env.xml file will be explained in more detail in a later section.



%b references your board installation directory

#### Modify board\_spec.xml file<sup>1</sup>

# Modify the <your\_custom\_platform>/hardware/<board variant>/board\_spec.xml file to match the name of your board directory







#### **Features of the Arria 10 Reference Platform**

# < OpenCL Host

- PCIe-based host that connects to the Arria 10 PCIe Gen3 x8 Hard IP core
- < OpenCL Global Memory
  - One 2-gigabyte (GB) DDR4 SDRAM daughter card
- FPGA Programming via one of the following methods:
  - Partial Reconfiguration (PR) over PCIe
  - External cable and the Arria 10 GX FPGA Development Kit's on-board USB-Blaster® II interface
  - On-board FLASH



now part of Int




### **Contents of the Arria 10 Reference Platform**

#### < \hardware

- Contains the Quartus Prime project templates for three board variants
- Each board variant implements the entire OpenCL hardware system on a given kit
- (windows64 /linux64)
  - Contains the MMD library, kernel mode driver, and executable files of the AOCL utilities (that is, install, uninstall, flash, program, diagnose) for the OS
- < \source\_windows64</p>
  - Contains source codes for the MMD library and AOCL utilities
  - The MMD library and the AOCL utilities are in the windows64 folder

#### </ /source

- Contains source codes for the MMD library and AOCL utilities
- The MMD library and the AOCL utilities are in the linux64 directory
- - eXtensible Markup Language (XML) file that describes the Reference Platform to the Altera SDK for OpenCL






# **Contents of Each Board Variant Directory**

Option	Description
quartus.ini	Contains any special Quartus Prime software options that you need to compile OpenCL kernels for the Reference Platform.
system.qsys	Legacy file that you must update with interfaces, to match those defined in the <b>board spec.xml</b> file, for the compilation flow to work properly. The compilation process does not include the <b>system.qsys</b> file into the OpenCL hardware system.
board.qsys	Qsys system that implements the board interfaces (that is, the static region) of the OpenCL hardware system.
top.qpf	Quartus Prime Project File for the OpenCL hardware system.
top.qsf	Quartus Prime Settings File for the AOCL-user compilation flow.
top.sdc	Synopsys Design Constraints File that contains board-specific timing constraints.
top.v	Top-level Verilog Design File for the OpenCL hardware system.
top_post.sdc	Qsys and AOCL IP-specific timing constraints.
top_synth.qsf	Quartus Prime Settings File for the Quartus Prime revision in which the OpenCL kernel system is synthesized.
base.qsf	Quartus Prime Settings File for the base project revision. Use this revision when porting the Arria 10 Reference Platform to your own custom BSP. The Quartus Prime Pro Edition software compiles this base project revision from source code.



#### Hardware System Overview





# **Altera SDK for OpenCL-Specific Qsys Components**

# < Required

- OpenCL Clock Generator
- OpenCL Kernel Interface
- OpenCL Bank Divider

# < Altera Interface IP

- PCI Express Hard IP
- DDR Controller
- QDR Controller

# Altera Supporting IP


- Avalon-MM Pipeline Bridge
- Scatter Gather DMA
- Uniphy Status Component
- ACL Version ID
- Reset Components



#### **OpenCL Clock Generator**

Programmable PLL to adjust kernel clock rate


Status interfaces allow software to observe the PLL





#### **OpenCL Kernel Interface**

# < Allows the host to control the kernel compute units





#### **OpenCL Kernel Interface**

#### < Interface added for each global memory system

Name	Description	Export	Clock	
🗆 🛄 kernel_interface	OpenCL Kernel Interface			
dk	Clock Input	Double-click to export	pcie_corec	
reset	Reset Input	Double-click to export	[clk]	
ctrl	Avalon Memory Mapped Slave	Double-click to export	[clk]	
kernel_clk	Clock Input	Double-click to export	kernel_clk	
kernel_cra	Avalon Memory Mapped Master	kernel_cra	[kernel_clk]	
sw_reset_in	Reset Input	Double-click to export	[clk]	
kernel_reset	Reset Output	Double-click to export	[kernel_clk]	
sw_reset_export	Reset Output	Double-click to export	[clk]	
ad_bsp_memorg_hos	Conduit	Double-click to export		
kernel_irq_from_kernel	Interrupt Receiver	kernel_irq	[kernel_clk]	
kernel_irq_to_host	Interrupt Sender	Double-click to export	[kernel_clk]	

l 🍇 Parameters 🛛	
System: board Path: kernel_interface	
OpenCL Kernel Interface	Details
▼ Parameters	
Number of global memory systems: 1	



#### Hard IP for PCI Express

#### PCIe Hard IP handles host-to-device communication

			Syste	m: board Path: poe		
				a 10 Hard IP for PCI Express		Details
ame	Description	Export	Clock altera	n_pcie_a 10_hip		Generate Example Design
Dig pcie	Arria 10 Hard IP for PCI Express			2002 - 4 July 20		
corectkout bin	Clock Output	Double-click to export	pcie_coreclk IP S	ettings Example Designs		
refclk	Clock Input	Double-click to export	pcie_refclk	PCI Express / PCI Capabilities Con	figuration, Debug and Extension Options	PHY Characteristics
прог	Conduit	pcie_npor		System Settings Avalon-MM Settings		Device Identification Registers
app_nreset_status	Reset Output	Double-click to export	pcie_coreclk	plication interface type:	Avalon-MM with DMA	
hip_ctrl	Conduit	Double-click to export		P mode:	A DECISION OF A	
hip_pipe	Conduit	Double-click to export	100	rt type:	Gen3:x8, Interface: 256-bit, 250 MHz 👻	
hip_serial	Conduit	pcie_hip_serial	535	A STATE AND A STAT	Native endpoint 👻	
msi_intfc	Conduit	Double click to export		(buffer credit allocation for received requests vs completions:	Low -	
msi_control	Conduit	Double-click to export	R	Buffer completion credits:	Header: 195 Data: 773	
msix_intfc	Conduit	Double-click to export	-		m	
intx_intfc	Conduit	Double-click to export				
txs	Avalon Memory Mapped Slave	Double-click to export	pcie_coredk			
rxm_bar4	Avalon Memory Mapped Master	Double-click to export	pcie_corealk			
dma_rd_master	Avalon Memory Mapped Master	Double-click to export	pcie_coreclk			
dma_wr_master	Avalon Memory Mapped Master	Double-click to export	pcie_coreclk			
rd_dts_slave	Avalon Memory Mapped Slave	Double-click to export	pcie_coreclk			
wr_dts_slave	Avalon Memory Mapped Slave	Double-click to export	pcie_coreclk			
rd_dcm_master	Avalon Memory Mapped Master	Double-click to export	pcie_coreclk			
wr_dcm_master	Avalon Memory Mapped Master	Double-click to export	pcie_coreclk			
skpdetect	Conduit	Double-click to export				

Parameters 83

create\_clock -period 100MHz [get\_ports pcie\_refclk]

#### < Modify the top.sdc file if the refclk frequency changes

See <u>28nm PCIe online training</u> and <u>PCIe instructor-led training</u> & device-specific <u>Hard IP for PCIe User Guides</u>



- 0 0


#### **External Memory Buffers**

# A BSP may support different memory device types

- Take advantage of memory device characteristics

	Latency	Density	Cost	Usage
DDR SDRAM	high	high	low	Ideal for sequential access applications such as input/output data
QDR SRAM	low	low	high	Better suited for random access applications such as look-up tables


External memory information is specified in board\_spec.xml (discussed
 later)





#### **OpenCL Memory Bank Divider**

- < Interface host to kernel memory
- Multiple banks support interleaving memory
- Provide at least one Memory Bank Divider for each memory type
- Number of banks and memory type must be entered into the board\_spec.xml file (*discussed later*)



### **OpenCL SGDMA Controller**

#### Controlled from the Host

- PCIe Tx BAR0 Master

# < Connect to

- Host PCIe Rx Slave
- All global memories
  - Through Memory Bank Divider if used

Name Description		Export	Clock	
🗆 🖳 pcie	Arria 10 Hard IP for PCI Express			
coreclkout_hip	Clock Output	Double-click to export	pcie_coreclk	
refclk	Clock Input	Double-click to export	pcie_refclk	
npor	Conduit	pcie_npor		
app_nreset_status	Reset Output	Double-click to export	pcie_coreclk	
hip_ctrl	Conduit	Double-click to export		
hip_pipe	Conduit	Double-click to export		
hip_serial	Conduit	pcie_hip_serial		
msi_intfc	Conduit	Double-click to export		
msi_control	Conduit	Double-click to export		
msix_intfc	Conduit	Double-click to export		
intx_intfc	Conduit	Double-click to export		
txs	Avalon Memory Mapped Slave	Double-click to export	pcie_coreclk	
rxm_bar4	Avalon Memory Mapped Master	Double-click to export	pcie_coredk	
dma_rd_master	Avalon Memory Mapped Master	Double-click to export	pcie_coredk	
dma_wr_master	Avalon Memory Mapped Master	Double-click to export	pcie_coredk	
rd_dts_slave	Avalon Memory Mapped Slave	Double-click to export	pcie_coreclk	
wr_dts_slave	Avalon Memory Mapped Slave	Double-click to export	pcie_coreclk	
rd_dcm_master	Avalon Memory Mapped Master	Double-click to export	pcie_coreclk	
wr_dcm_master	Avalon Memory Mapped Master	Double-click to export	pcie_coreclk	
skpdetect	Conduit	Double-click to export		



#### **Avalon-ST Interface**

Used by Altera OpenCL channels or OpenCL 2.0 pipes

Standard, flexible, and modular protocol for transfer of data

- Unidirectional
- Point-to-point connections
- Fully synchronous
- Supports simple and complex interface requirements
- < Source interface
  - Launches data on rising edges of associated clock
- Sink interface
  - Latches data on rising edges of associated clock
- Controlled by application or component





Signal type	Width	Direction	Description	
Fundamental signals				
ready	1	$\mathbf{Sink} \to \mathbf{Source}$	Indicates the sink can accept data (backpressure control)	
valid	1	Source $\rightarrow$ Sink	Qualifies all source to sink signals	
data	1-4096	Source $\rightarrow$ Sink	Payload of the information being transmitted	
channel	1-128	Source $\rightarrow$ Sink	Channel number for data being transferred (if multiple channels supported)	
error	1-256	Source $\rightarrow$ Sink	Bit mask marks errors affecting the data being transferred	
Packet transfer signals			Packet transfer signals	
startofpacket	1	Source $\rightarrow$ Sink	Marks the beginning of the packet	
endofpacket	1	Source $\rightarrow$ Sink	Marks the end of the packet	
empty	1-8	Source $\rightarrow$ Sink	Indicates the number of symbols that are empty during cycles that contain the end of a packet	





#### **Simple Streaming Examples**

- < Simple example
  - data (presents information)
  - valid (indicates data is valid)
  - Both signals propagate from source to sink
  - Sink cannot backpressure or stall transfer if valid is asserted

#### Another example

- 32b inverter block in datapath in Qsys system
- **ready** used to "throttle" the transfer





now part of Int

#### Hardware Procedure – Modify the Platform


- 1. Open Quartus software project in the \boardtest\boardtest directory
- 2. Add or remove components in the board.qsys file
- 3. Add or remove signals in the system.qsys and top.v files
- 4. Add or remove SDC constraints in the top.sdc and top\_post.sdc files
- 5. Add or remove LogicLock Plus regions in the base.qsf file
- 6. Propagate all global assignments from base.qsf to the top.qsf and top\_synth.qsf files
- 7. Copy any files modified above into your custom BSP directory<sup>1</sup>
- 8. Conduct a base compile with boardtest.cl using several seeds
- 9. Verify timing
- 10. Copy the base\_qhd.qar file to your custom BSP directory<sup>1</sup>
- 11. Conduct an import compile with a simple kernel
- **12.** Verify error free compile



### **Component Editor**

Used to import components into Qsys system


< Launch from Qsys IP Catalog or File menu  $\rightarrow$  New Component





### \_hw.tcl File

- < Only file generated by Component Editor
- Contraction Contractico Contractico Contractico Contractico Contractico Con
- Portability: \_hw.tcl plus HDL code all that is needed to import a component into other projects
- < Makes component look and feel like any other component in IP Catalog
- Tcl syntax discussed in Advanced Qsys Design Methodologies class



### If New Component is an IO Channel

Add the channel the board\_spec. xml file

<interface name="board" port="leds" type="streamsink" width="16" chan id="leds out"/>

- type="streamsink" width="16"
  - Directs the compiler to make the "leds\_out" interface a streaming source that is 16 bits wide
- name="board" port="leds"
  - Directs the compiler to connect the "leds\_out" interface on the kernel.qsys system to the "leds" interface on the board.qsys system
- < chan\_id="leds\_out"</pre>
  - Directs the compiler to add an exported interface to the kernel.qsys called "leds\_out".

terface	9 0 0 0	board     ad_nternal_snoop     alt_pr_freeze     config_dk     ddr4a     ddr4a_oct     ddr4a_pil_ref	board Avalon Streaming Source Conduit Clock Input Conduit Conduit Clock Input	fonder-cick to export alt_pr_freeze Zander-cick to export ddr4a ddr4a_oct pll_ref_clk	board_kern config_clk exported
ds"		ddr4a_status global_reset kernel_clk kernel_clk2x kernel_cra kernel_rq kernel_mem0 kernel_refclk kernel_reset	Conduit Reset Input Clock Output Clock Output Avalon Memory Mapped Master Interrupt Receiver Avalon Memory Mapped Slave Clock Input Reset Output	ddr4a_status Devide-click to export Double-click to export Double-click to export Double-click to export Double-click to export kernel_refclk	board_kern board_kern board_kern board_kern <i>exported</i> board_kern
ace to	9990	leds leds_put pcie_hip_serial pcie_npor pcie_npor_out pcie_refdk	Avalon Streaming Sink Conduit Conduit Conduit Reset Output Clock Input	Pouble-cick to export leds_out pcie pcie_npor pcie_npor_out pcie_refclk	board_kem
		thernel_system     cc_snoop     cc_snoop_dk     dock_reset     dock_reset2x     dock_reset_reset     kernel_cra     kernel_rq     kernel_mem0	kernel_system Avalon Streaming Sink Clock Input Clock Input Clock Input Reset Input Avalon Memory Mapped Slave Interrupt Sender Avalon Memory Mapped Master	Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export Double-click to export	[cc_snoop_ck] board_ker board_ker board_ker [dock_reset] [dock_reset] [dock_reset]
		leds_out	Avalon Streaming Source	Double click to export	[clock_reset]

system.qsys file




### **Guaranteed Timing Closure**

- Some interfaces have required clock frequencies
  - PCIe
     125 MHz / 250 MHz
  - DDR3-1600 800 MHz
  - Kernel ??



now part of Inte

The custom board developer is responsible for delivering a locked down, timing clean netlist for the custom platform



# **Developing a Custom OpenCL BSP**

Software Development



### **Board XML Files Overview**

### Platforms must include XML files

- Describes your platform to the Altera SDK for OpenCL

### board\_env.xml

- Describes the properties of your platform
  - e.g. library location, utility directory

### 

- Contains metadata describing your hardware system
  - e.g. memory properties, device resources used, interfaces, etc



### **Board Environment XML**

- AOCL\_BOARD\_PACKAGE\_ROOT points to directory where the board\_env.xml
   is located
- Sets up board installation enabling AOC to target specific boards
- Template available in the /board\_package directory of the Custom Platform Toolkit

## < Top level elements

- hardware element
- One platform element for each supported OS
- < Each platform element contains
  - mmdlib, linkflags, linklibs, utilbindir



### **Board Description File – board\_env.xml**

```
<?xml version="1.0"?>
<board_env version="15.1" name="MyPlatformName">
<hardware dir="hardware" default="MyBoard"></hardware>
```

```
<platform name="linux64">
```

```
<mmdlib>%b/linux64/lib/libaltera_a10_ref_mmd.so</mmdlib>
<linkflags>-L%b/linux64/lib</linkflags>
<linklibs>-laltera_a10_ref_mmd </linklibs>
<utilbindir>%b/linux64/libexec</utilbindir>
```

```
</platform>
```

```
<platform name="windows64">
  <mmdlib>%b/windows64/bin/altera_a10_ref_mmd.dll</mmdlib>
  <linkflags>/libpath:%b/windows64/lib</linkflags>
  <linklibs>altera_a10_ref_mmd.lib</linklibs>
  <ur>
  <ur>
  <ur>
  <ur>
   </platform>
  </or>
```

### </board\_env>

- %a references the AOCL installation directory (e.g. c:\altera\15.1\hld)
- %b references your BSP installation directory (e.g. c:\altera\15.1\hld\board\MyPlatform)



Element	Attributes and Descriptions	
board_env	version: AOCL version used to develop the platform name: Name of Custom Platform board directory	
hardware	dir: Subdirectory containing board variants default: Default board variant	
platform	name: Name of OS	
mmdlib	Path to the dynamic MMD libraries of the Custom Platform	
linkflags	Linker flags necessary to statically link with the MMD layer	
linklibs	Libraries the AOCL must statically link against	
utilbindir	Directory where AOCL utility executables are located (install, uninstall, program, diagnose, and flash)	



### **Testing board\_env.xml**

Set AOCL\_BOARD\_PACKAGE\_ROOT to location of the Custom Platform
 Run aocl board-xml-test

		C:\Users\kqi>aocl board-path	board-xml-test = C:\altera\15.1\hld\board\MyPlatformName
		board-version	= 15.1
		board-name	= MyPlatformName
		board-default	= MyBoard
		board-hw-path	= C:\altera\15.1\hld\board\MyPlatformName/hardware/MyBoard
		board-link-flags	= /libpath:C:\altera\15.1\hld\board\MyPlatformName/windows64/lib
		board-libs	= altera_a10_ref_mmd.lib
3.	F	board-util-bin board-mmdlib	= C:\altera\15.1\hld\board\MyPlatformName/windows64/libexec = C:\altera\15.1\hld\board\MyPlatformName/windows64/bin/altera_a10_ref_mmd.dll

C:\>aoclist-boards Board list: a10gx	
a10gx_es2	
a10gx_es3	



### **Board Spec XML File (1)**

```
<?xml version="1.0"?>
<board version="0.9" name="MyBoard">
```

```
<!-- DDR4-2400 -->
```

```
<global_mem_name="DDR" max_bandwidth="19200" interleaved_bytes="1024" config_addr="0x18">
    <interface name="board" port="kernel_mem0" type="slave" width="512" maxburst="16"
        address="0x00000000" size="0x80000000" latency="240" addpipe="1" />
    <interface/>
    </global_mem>
    </channels>
    <interface name="udp_0" port="udp0_out" type="streamsource" width="256" chan_id="eth0_in"/>
    <interface name="udp_0" port="udp0_in" type="streamsink" width="256" chan_id="eth0_out"/>
    </channels>
```



### **Board Spec XML File (2)**

#### <host>

<kernel\_config start="0x00000000" size="0x0100000"/>
</host>

#### <interfaces>



Element	Attributes and Descriptions	
board	version: AOCL version used to develop the platform name: Name of the current board directory	
device	<pre>device_model: Device model file describing FPGA resources used_resources: FPGA resource used by the BSP hardware</pre>	
global_mem	<pre>name, max_bandwidth, interleaved_bytes, config_addr, interface: global memory properties</pre>	
host	kernel_config: Address offset where the kernel hardware resides	
[channels]	interface: Characteristics of each channel interface for direct kernel-to-I/O accesses	
interfaces	<pre>interface, kernel_clk_reset: Description of kernel interfaces connection to and controlling the kernel hardware</pre>	
compile	<pre>project, qsys_files, generate_cmd, etc : Controls Quartus Prime compilation</pre>	



### **Board XML Files Review**

### 

- One needed for each platform
- Describes the properties of your platform
  - < e.g. library location, utility directory</pre>

### 

- One needed for each board within the platform
- Contains metadata describing your hardware system
  - < Memory properties
  - < Channel properties
  - Contraction Contractico Con
  - Control interfaces
  - < Compile properties
  - < etc.



### Memory-Mapped Devices (MMD) Software Layer

### < Software layer for communicating with board

- Over any medium
- Used by host programs and board utilities
- File I/O like interface needs to be implemented
  - Read/write/open/close etc.
- To be linked to by the host program
  - Statically and dynamically

Runtime (OpenCL API)		
HAL for memory transfers and kernel launches		
MMD layer for raw read and write operations		
Kernel mode driver for accessing communication medium		
Board Hardware		



### **MMD API**

get_offline_info	get_info
set_status_handler	set_interrupt_handler
open	close
read	write
сору	yield
shared_mem_alloc	shared_mem_free
reprogram	



### **AOCL Utilities**

- Custom Platforms must support a set of aocl utilities
  - Executables delivered in a subdirectory within the Custom Platform files
- AOCL looks for corresponding executables when respective aocl calls are made
   made
- (aocl install)
  - Installs driver into the host operating system
- (aocl install)
  - Removes driver from the host operating system
- < program (aocl program <device> <kernel file>.aocx)
  - Programs the FPGA using the provided aocx file
- < flash (aocl flash <device> <kernel\_file>.aocx)
  - Programs base programming image into Flash
- diagnose (aocl diagnose [<device\_name>])
  - Confirms board functionality



## Summary



© 2016 Altera—Public

### **OpenCL + FPGA Key Benefits**

### Faster development vs. traditional FPGA design flow

- Puts the FPGA in the software developers hands
- Familiar C-based development flow

### Heterogeneous IO interface

- Multiple 10G Ethernet
- SDI, HMDI, A/D Interface
- Higher performance/watt vs. CPU/GPGPU
  - Implement exactly what you need
  - Pipeline parallel structures
  - Custom interconnect converging with data processing cores

### Portability & Obsolescence free

- Code can transfer between different HW accelerators (CPU, GPGPU, FPGA, etc)
- Code ports seamlessly to new generations of the FPGA
- FPGA life cycle considerably longer than CPUs or GPGPUs



# **Q & A**



© 2016 Altera—Public