### **Timing Analysis with Timequest**



# **Timing Analysis Basics**




© 2010 Altera Corporation—Confidential

# **Timing Analysis Basics Objectives**

- Define the basic timing parameters used in timing analysis
- Understand the calculations performed by the timing analyzer for reporting timing results



# Launch & Latch Edges




Launch Edge:the edge which "launches" the data from source<br/>registerLatch Edge:the edge which "latches" the data at destination

dge: the edge which "latches" the data at destination register (with respect to the launch edge)

© 2010 Altera Corporation—Confidential



# **Setup & Hold relationships**




© 2010 Altera Corporation—Confidential



# **Data Arrival Time**

The time for data to arrive at destination register's D input




#### Data Arrival Time = launch edge + $T_{clk1}$ + $T_{co}$ + $T_{data}$

© 2010 Altera Corporation—Confidential



# **Data Required Time - Setup**

The minimum time required for the data to get latched into the destination register




#### Data Required Time = Clock Arrival Time - $T_{su}$ - Setup Uncertainty

© 2010 Altera Corporation—Confidential



# **Data Required Time - Hold**

The minimum time required for the data to get latched into the destination register




#### Data Required Time = Clock Arrival Time + $T_h$ + Hold Uncertainty

© 2010 Altera Corporation—Confidential



# **Setup Slack**


The margin by which the setup timing requirement is met. It ensures launched data arrives in time to meet the latching requirement.




and Altera marks in and outside the U.S.


# **Hold Slack**

The margin by which the hold timing requirement is met. It ensures latch data is not corrupted by data from another launch edge. It also prevents "double-clocking". REG1





Recovery: The minimum time an asynchronous signal must be deasserted BEFORE clock edge Removal: The minimum time an asynchronous signal must be deasserted AFTER clock edge



© 2010 Altera Corporation—Confidential



# **Timing Models in Detail**

- Quartus II software models device timing at multiple process voltage temperature (PVT) conditions by default
  - Slow corner model
    - Indicates slowest possible performance for any single path
    - Timing for slowest device at maximum operating temperature and VCCMIN
  - Fast corner model
    - Indicates fastest possible performance for any single path
    - Timing for fastest device at minimum operating temperature and VCCMAX
  - 2<sup>nd</sup> slow and 2<sup>nd</sup> fast models (temperature inversion phenomenon)
    - Slow timing at minimum operating temperature
    - Fast timing at maximum operating temperature
      - Available only for Stratix® V devices
- Why analyze for multiple corner timing models?
  - Ensure **setup** timing is met in the **slow** models
  - Ensure hold timing is met in fast model
    - Essential for source synchronous interfaces
- Read the following white paper for more information
  - <u>http://www.altera.com/literature/wp/wp-01139-timing-model.pdf</u>

© 2010 Altera Corporation—Confidential




### **Timing Analysis with Timequest**



# **TimeQuest Timing Analyzer**

- New timing engine in Quartus II software
- Provides timing analysis solution for all levels of experience
- Features
  - Synopsys Design Constraints (SDC) support
    - Standardized constraint methodology
  - Easy-to-use interface
    - Constraint entry
    - Standard reporting
  - Scripting emphasis
    - Presentation focuses on using GUI



© 2010 Altera Corporation—Confidential



# **Timing Analysis Agenda**

- TimeQuest flow
- Timing constraints
- Timing reports



# **Quartus II TimeQuest Settings**

- Add SDC files to TimeQuest Timing Analyzer page of Settings dialog box
- Multicorner analysis checks all process corners in one analysis
- Report worst-case paths in each clock domain
- Select Tcl script to customize report generation

Settings - test Category:		Device		
General	TimeQuest Timing Analyzer			
Files Libraries Operating Settings and Conditions Voltage	Specify TimeQuest Timing Analyzer options. SDC files to include in the project	Click Add to add selected SDC to list		
Temperature Compilation Process Settings	File name:	Add		
Early Timing Estimate Incremental Compilation Physical Synthesis Optimizations EDA Tool Settings Design Entry/Synthesis Simulation Formal Verification Board-Level Analysis & Synthesis Settings VHDL Input Verilog HDL Input Default Parameters	File Name     Type       test.sdc     Synopsys Design Constraints File	Remove       Up       Down		
Fitter Settings TimeQuest Timing Analyzer Assembler Design Assistant SignalTap II Logic Analyzer Logic Analyzer Interface PowerPlay Power Analyzer Settings SSN Analyzer	Image: Synchronizer identification:       Off	ation		

#### © 2010 Altera Corporation—Confidential



# **Opening TimeQuest**

Toolbar button 👲



- Tools menu
- Stand-alone mode
  - quartus staw
- Command line


1	🐇 Quartus II - C:/De	veloping_	Classes/(	)uartusII/Q	II_6_1	_update	s/QII_Test_	_Designs/TQ/fi	ir_f
4	🔄 File Edit View I	Project As	signments	Processing	Tools	Window	Help		
	🗅 🖻 🖩 👹	Х 🖻 🕻	l l n c	`≊ filtref		A Simulati		•	1
1	Project Navigator			;	Run EDA Timing Analysis Tool				
I	Entity		I/O Reg	isters N	🕦 La	unch Desig	gn Space E <u>x</u> pl	orer	
	🛕 Cyclone II: EP2C	5F256C6			<b>0</b> Ir	neQuest Ti	iming Analyze	r	
	🗄 🛃 filtref		0 (0)	0		la dina na			
					<u>A</u> C	lvisors			

© 2010 Altera Corporation—Confidential



# **TimeQuest GUI**

#### Menu access to all TimeQuest features





© 2010 Altera Corporation—Confidential



# **Tasks Pane**


- Provides quick access to common operations
  - Command execution
  - Report generation
- Executes most commands with default settings
- Use menus for nondefault settings





© 2010 Altera Corporation—Confidential

## **Report Pane**



Displays list of generated reports currently available for viewing

- Reports generated by Tasks pane
- Reports generated using report commands

© 2010 Altera Corporation—Confidential



### **View Pane**

# Main viewing area that displays report table contents & graphical results

Report Timing Summary							0	P.
Slack From Node To	Node					Launch	Clock Latch Clock	
1 1.045 inst2[15] q[15	5]					clk1	clk1	
2 1.045 inst2[13] q[13	3]					clk1	clk1	
3 1.045 inst2[9] q[9]		ck Histogr	am (clk1	3				0+
4 1.045 inst2[1] q[1]		.k Histoyi		·/				<b>6</b> -F
5 1.045 inst2[2] q[2]						teport Timing		¢-0
6 1.045 inst2[10] q[10		325				Command Info Summary of Paths		
7 1.045 inst2[3] q[3]		300				Slack From Node To Node L	aunch Clock Latch Clock	
8 1.045 inst2[4] q[4]		275					<1 clk1	Path Slack Report
9 1.045 inst2[14] q[14		250				2 1.045 inst2[13] q[13] c 3 1.045 inst2[9] q[9] c		
10         1.045         inst2[11]         q[11]           11         1.045         inst2[5]         q[5]		225				4 1.045 inst2[1] q[1] c		
						5 1.045 inst2[2] q[2] c	k1 clk1	¥
		200				ath #5: Setup slack is 1.045		Path #5: Setup slack is 1.045
13         1.045         inst2[12]         q[12]           14         1.045         inst2[7]         q[7]		175 -				Path Summary Statistics Data Path Waveform		Path Summary Statistics Data Path Waveform
15 1.045 inst2[8] q[8]	л <u>-</u> б' л Ш	150 -				Data Arrival Path		
16 1.045 inst2[0] q[0]	-	125				Total         Incr         RF         Type         Fanout         Loc           1         0.000         0.000	ation Element launch edge time	4.255 ns
	n_mult:lpm_m					2 1.297 1.297 R	clock network delay	
	n_mult:lpm_n	100					ssigned inst2[2]	Launch Clock Launch
	n_mult:lpm_m	75					ssigned inst2[2]/regout	Setup Relationship
		50					signed q[2]	
<b>Timing Summa</b>	ary 📋	25				Data Required Path		Latch Clock
Table						Total         Incr         RF         Type         Fanout         Loc           1         6.000	ation Element latch edge time	Data Arrival
Table		0 •		~	~ -	2 6.000 0.000 R	clock network delay	
		1.045	.249	1.453	1.657 1.861	3 5.300 -0.700 R oExt 0 Una	signed q[2]	Clock Delay
		~	÷	<del>.</del> .	~ ~			2.958 ns
								Data Delay
	Timing	g Histo	ogran					Slack 1.045 ns
								Data Required
© 2010 Altera Corpo	oration—Confi	idential				J 1		

#### © 2010 Altera Corporation—Confidential

### **Viewing Multiple Reports**


Set	up: clk_x2	2									+	
С	ommand	Info Summa	ary of Pat	ns								
	Slack	From Node	To Nod	e	Launch	Clock La	tch Clock				Delay	
1	0.295	TDMOUT0	TDM_m	uc_out2	clk_x2	clk	_x2	Click	& drag	'+' sign	to p	
2	0.295	TDMOUT0	TDM_m	AOUT1	clk_x2	clk	_x2		U	pane int		
3	0.295	TDMOUT0	TDM_m	AOUT2	clk_x2	clk	_x2			•	ο	
4	0.295	TDMOUT0	TDM_m	AOUT3	clk_x2	clk	_x2	m	ultiple w	vindows	O	
5	0.295	TDMOUT0		AOUT4	clk_x2		_x2	5.500		.500	2.020	
6	0.295	TDMOUT0	_	AOUT5	clk_x2		_x2	3.500		.388	2.620	_
7	0.295	TDMOUT0		AOUT6	clk_x2		_x2	3.500		.388	2.620	
8	0.295	TDMOUT0	_	AOUT7	clk_x2		_x2	3.500		.388	2.620	
9	0.295	TDMOUT0	TDM_m	AOUT8	clk_x2	Clk	_x2	3.500		.388	2.620	-
Path #1: Setup slack is 0.295 Path #1: Setup slack is 0.295												
									Waveform	1		
Da	ata Arriv	al Path										
	Total	Incr	RF	Туре	Fanout	Location						
1	0.000	0.000										
2	0.404	0.404						1 auna				
3		000.0 000					Launch I	Clock Laune	201			
4	i i	000 000		1	1	PIN F?	<u> </u>		1	3.5	ns	
Image: Data Required Path     Image: Setup Relationship     3.5 ns												
	Total	Incr	RF	Туре	Fanout	Location	Latch C	lock				Latch
1	3.500	3.500										
2	⊡ 3.516	0.016					Data Ari	rival				X
3	- 3.5	500 0.000					_1			-		
4		500 0.000	J		1		Clock D	elay	0.404 ns			-

#### © 2010 Altera Corporation—Confidential



# **Viewing Multiple Reports Example**

#### View pane split into two side-by-side windows




© 2010 Altera Corporation—Confidential



### **Console pane**

- Allows direct entry and execution of SDC & Tcl commands
  - Displays equivalent of command executed by GUI
- Displays TimeQuest output messages
- History tab records all executed SDC & Tcl commands



© 2010 Altera Corporation—Confidential



# **Steps to Using TimeQuest**

- 1. Generate timing netlist
- 2. Read SDC file
- 3. Update timing netlist
- 4. Generate timing reports



# 1) Generate Timing Netlist

- Creates timing netlist (i.e. database) based on compilation results
  - Post-synthesis (mapping) or post-fit
  - Worst-case (slow) or best-case (fast) timing model

To execute:

Create Timing Netlist	Netlist menu	Tacka	
Input netlist     Post-fit	Delay model Slow corner Speed grade:		ng Netlist
C Post-map Tcl command: create_tir	<ul> <li>○ Fast corner</li> <li>☐ Zero IC delays</li> <li>ming_netlist</li> </ul>		ports max Summary etup Summary
	OK Cancel Help Tcl equivalent of com	Report R	emoval Summary
© 2010 Altera Corporation—Confident ALTERA, ARRIA, CYCLONE, HARDCO and Altera marks in and outside the U.	DPY, MAX, ME TCI: create_timing_ne	etlist	

# **Specifying Operating Conditions**

- Perform timing analysis for different delay models without recreating the existing timing netlist
- Takes precedence over already generated netlist
- Required for selecting slow, min. temp. model and other models (industrial, military, etc.) depending on device
- Use get available operating conditions to see available conditions for target device


	Set Operating Conditions	
	C User specified default operating conditions:	
Quartus II TimeQuest Timing Analyzer - 0	7_slow_1200mv_100c 7_slow_1200mv40c	
File Edit View Netlist Constraints Reports Scr	MIN_fast_1200mv40c	
Report     Create Timing Netlist		
Time Set Operating Conditions	Other available operating conditions:	
🕀 🛄 Adva Update Timing Netlist	7 slow 1200mv 85c	
🗆 🔄 Unco Delete Timing Netlist	7_slow_1200mv_0c MIN_fast_1200mv_0c	
© 2040 Alters Comparties Confidential	SDC command: set_operating_conditions 7_slow_1200mv_85c	
© 2010 Altera Corporation—Confidential		~
ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATI> and Altera marks in and outside the U.S.		7*

# 2) Read SDC File

- Reads constraints & exceptions from SDC file
  - Skip if no SDC file
- Execution
  - Read SDC File (Tasks pane) or Constraints menu)
- File Precedence (if no filename specified)
  - Files specifically added to Quartus II project
  - <current\_revision>.sdc (if it exists)

© 2010 Altera Corporation—Confidential

ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, M and Altera marks in and outside the U.S.





# 3) Update Timing Netlist

- Applies SDC constraints/exceptions to current timing netlist
- Generates warnings
  - Undefined clocks
  - Partially defined I/O delays
  - Combinatorial loops
- Update timing netlist after adding any new constraint
- Execution
  - Update Timing Netlist (Tasks pane or Netlist menu)

© 2010 Altera Corporation—Confidential

ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACOR and Altera marks in and outside the U.S.

Tcl: update\_timing\_netlist



# 4) Generate Timing Reports


- Verify timing requirements and locate violations
- Check for fully constrained design or ignored timing constraints
- Two Methods
  - Tasks pane
    - Automatically creates/updates netlist & reads default SDC file if needed
  - Reports menu
    - Must have valid netlist to access
    - Tasks pane or Reports menu

Double-click on

individual report

© 2010 Altera Corporation—Confidential

ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEG and Altera marks in and outside the U.S.





# **Reset Design Command**

- Located in Tasks pane
- Flushes <u>all</u> timing constraints from current timing netlist
  - Functional Tcl equivalent: delete\_timing\_netlist command followed by create\_timing\_netlist
- Uses

and Altera marks in and outside the U.S.

• "Re-starting" timing analysis on same timing netlist applying different constraints or SDC file



# **Steps to Using TimeQuest (Review)**

- 1. Generate timing netlist
- 2. Read SDC file
- 3. Update timing netlist
- 4. Generate timing reports

(Optionally)

- 5. Modify SDC file
- 6. Reset Design and go back to step 2

© 2010 Altera Corporation—Confidential



# **Timing Analysis Agenda**

- TimeQuest flow
- Timing constraints




Timing reports



# SDC File Editor = Quartus II Text Editor

- Use Quartus II editor to create and/or edit SDC
- SDC editing unique features (for .sdc files)
  - Access to GUI dialog boxes for constraint entry (Edit ⇒ Insert Constraint)
  - Syntax coloring
  - Tooltip syntax help
  - SDC templates

TimeQuest File menu  $\Rightarrow$  Open/New SDC File Quartus II File menu  $\Rightarrow$  New  $\Rightarrow$  Other Files



Place cursor over command to see tooltip

© 2010 Altera Corporation—Confidential




# **SDC File Editor (cont.)**

т	ext Ed	itor - C:/Designs/counter/top_	counter - top_count	er - [top_counter.sdc]	Construct an SDC file using
File	Edit	View Project Processing	Tools Window H	Help 🛡	Ū
	ß	Undo	Ctrl+Z	🔯   267 ab/   🔜 🗉 😩	TimeQuest graphical
	CH.	Redo	Ctrl+Y	*****	constraint creation tools
	*	Cut	Ctrl+X	2009 Altera Corporatio	
	Pa	Сору	Ctrl+C	PY, MAX, MEGACORE, NIOS	😵 Create Clock
	Ē.	Paste	Ctrl+V	and Altera marks in and	
	X	Delete	Del	n is provided on as "as	Clock name: clk
		Select All	Ctrl+A		Period: 10.000 ns
1	酋	Find	Ctrl+F		Waveform edges
1	M.,	Find Next	F3		waveronn euges
1	0	Find Matching Delimiter	Ctrl+M	ins the timing constrai	Rising: 3 ns
1	β	Replace	Ctrl+H		Falling: 8 ns
1	-	Go To	Ctrl+G	nitial Revision	3.00 8.00 10.00
1	t 🗐	Increase Indent		****************	Targets: [get_ports {dk}]
1		Decrease Indent	Shift+Tab		
2		Comment Selection		clock]	SDC command: create_clock -name clk -period 10.000 -waveform {3 8} [get_ports {clk}]
2	1-4	Uncomment Selection		ll_7seg_inst altpll_com	Insert Cancel Help
2		Insert File	Ctrl+E		
2	<b>_</b>	Insert Template			
2		Insert Constraint	•		
2		Insert Constraint		Create Clock	
3	1 1	Toggle Bookmark	Ctrl+F2	Set Clock Latency	🕸 Text Editor - C:/Designs/counter/top_counter - top_counter - [top_counter.sdc]*
3		Jump to Next Bookmark	F2	Set Clock Uncertainty	File Edit View Project Processing Tools Window Help 🗟
3	1 🖌 🗌	Jump to Previous Bookmark Clear All Bookmarks (Current)	Shift+F2 Ctrl+Shift+F2	Set Clock Groups	♣ ५% ♂   幸 幸   ★ ≫ ≫ ≫   ∅
3		Clear All Bookmarks (All Files)	Curtonint+2	Remove Clock	1 2
3				Set Input Delay	2 Gereate_crock -mame crk -period 10.000 -waverorm (3.8) [get_ports (crk/]
		Replace Tabs With Spaces		Set Output Delay	
					0% 00:00:00
				Set False Path Set Multicycle Path	
				Set Maximum Delay	Constraints inserted at cursor
				Set Minumum Delay	TUS & STRATIX are Reg. U.S. Pat. & Thoefation

# **SDC Templates**



### Quickly add customized constraint templates




# **SDC Netlist Terminology**

Term	Definition
Cell	Device building blocks (e.g. look-up tables, registers, embedded multipliers, memory blocks, I/O elements, PLLs, etc.)
Pin	Input or outputs of cells
Net	Connections between pins
Port	Top-level inputs and outputs (e.g. device pins)

© 2010 Altera Corporation—Confidential



### **SDC Netlist Example**



© 2010 Altera Corporation—Confidential



#### **Collections**

- Searches and returns from the design netlist with a list of names meeting criteria
- Used in SDC commands
  - Some collections searched automatically during commands usage and may not need to be specified

#### Examples

- get\_ports
- get\_pins
- get\_clocks
- all\_clocks
- all\_registers
- all\_inputs
- all\_outputs

See "TimeQuest Timing Analyzer" chapter of the Quartus II Software Handbook for a complete list & description of each

© 2010 Altera Corporation—Confidential





X Name Finder -Filter: get\_ports Collection: - Options Case-insensitive Hierarchical Compatibility mode Matches List 23 matches found 8 selected names > d[0] d[1] d[2] clk clkx2 >> d[0] d[1] d[2] d[3] d[3] d[4] d[5] d[6] d[7] d[3] d[4] d[5] d[6] d[7]  $\langle \langle \rangle$ follow newt reset yn\_out[0] Ŧ [get\_ports {d[0] d[1] d[2] d[3] d[4] d[5] d[6] d[7]}] SDC command: ΟK Cancel Help

© 2010 Altera Corporation-Confidential

ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, and Altera marks in and outside the U.S.

SDC: create\_clock



## **Name Finder Search Options**

- All options off
  - Hierarchy levels in Filter match results except for \*
  - \* finds all names in all levels of hierarchy in selected collection
  - \* | data\* finds names starting with data at second level only
- Case-insensitive (all collections)
  - Names match Filter ignoring capitalization
- Hierarchical (get\_pins; get\_cells only)
  - Filter must be just cell name or in form of <cell> | <pin>
  - foo | \* finds all pins on cell named foo
  - \* | data\* finds all pins starting with data at any level of hierarchy
- Compatibility mode (get\_pins; get\_cells only)
  - Always searches entire hierarchy
  - \* | data\* finds all pins starting with data at any level of hierarchy
  - \* | \* | data\* performs the same search; extra \* | not required

© 2010 Altera Corporation—Confidential



# **SDC Timing Constraints**

- Clocks
- I/O
- False paths
- Multicycle paths
- Absolute delays

© 2010 Altera Corporation—Confidential ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off. and Altera marks in and outside the U.S.



# **Clocks in SDC**

#### Two types

- Clock
  - Absolute or base clock
- Generated Clock
  - Timing derived from another clock in design
    - Must have defined relation with source clock
  - Apply to output of logic function that modifies clock input
    - PLLs, clock dividers, output clocks, ripple clocks, etc.
    - Clock inversions automatically detected unless derived from more complex logic structure
- All are related by default
  - Cross-domain transfers analyzed

© 2010 Altera Corporation—Confidential



# **Clock Constraints**

- Create Clock
- Create Generated Clock
- Clock Uncertainty
- Clock Latency
- PLL clocks



# **Creating a Clock**

Command: create\_clock

#### Options

- [-name <clock\_name>]
- -period <time>
- [-waveform {<rise\_time> <fall\_time>}]
- [<targets>]
- [-add]


#### [] = optional

© 2010 Altera Corporation—Confidential




#### create\_clock Examples

create\_clock -period 20.0 -name clk\_50 [get\_ports clk\_in]



create\_clock -period 10.0 -waveform {2.0 8.0} [get\_ports sysclk]



© 2010 Altera Corporation—Confidential



#### **Create Clock using GUI**

Create Clock				×
Clock name:	clk			
Period:	10.000 ns			
-Waveform edges-				
Rising:	0 ns			
Falling:	6 ns	0.0	6.0	10.0
Targets:	[get_ports {clk}]			
SDC command:	create_clock -period 10.000 -name	clk -waveform {0 6} [	get_ports {clk}]	
		ОК	Cancel	Help
			Use N	ame Finder to

© 2010 Altera Corporation—Confidential

ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off. and Altera marks in and outside the U.S.



search collections

# **Creating a Generated Clock**

Command: create\_generated\_clockOptions

```
[-name <clock name>]
-source <master pin>
[-master clock <clock name>]
[-divide by <factor>]
[-multiply by <factor>]
[-duty cycle <percent>]
[-invert]
[-phase <degrees>]
[-edges <edge list>]
[-edge shift <shift list>]
[<targets>]
[-add]
```



© 2010 Altera Corporation—Confidential


# **Create Generated Clock using GUI**

Create Generated C	lock X
Clock name:	clkx2
Source:	[get_pins {inst1 altpll_component pll inclk[0]}]
Relationship to sou	ce
<ul> <li>Based on period</li> </ul>	d la
Divide by:	Phase:
Multiply by:	2 Offset:
Duty cycle:	
C Based on wave	form
Edge list:	
Edge shift list:	ns ns ns
Invert waveform	n
Targets:	[get_pins {inst1 altpll_component pll clk[0]]}
SDC command:	create_generated_clock -name clkx2 -source [get_pins {inst1 altpll_compone
	OK Cancel Help

© 2010 Altera Corporation—Confidential



#### **Generated Clock Example**



create\_clock -period 10 [get\_ports clk\_in]

```
create_generated_clock -name clk_div \
    -source [get_ports clk_in] \
    -divide_by 2 \
    [get pins inst|regout]
```

© 2010 Altera Corporation—Confidential




## **PLL Clocks**

- Command: derive\_pll\_clocks
- Use to create generated clocks on all PLL outputs
  - Based on input clock & PLL settings
- Requires defining PLL input as clock



## derive\_pll\_clocks Example



Using generated clock commands

```
create_clock -period 10.0 [get_ports in_clk] c:
create_generated_clock -name {inst|altpll_component|pl1|clk[0]} \
    -source [get_pins {inst|altpll_component|pl1|inclk[0]}] \
    -divide_by 1 \
    [get_pins {inst|altpll_component|pl1|clk[0]}]
create_generated_clock -name {inst|altpll_component|pl1|clk[1]} \
    -source [get_pins {inst|altpll_component|pl1|inclk[0]}] \
    -multiply_by 2 \
    [get_pins {inst|altpll_component|pl1|clk[1]}]
create_generated_clock -name {inst|altpll_component|pl1|clk[2]} \
    -source [get_pins {inst|altpll_component|pl1|clk[0]}] \
    -multiply_by 2 \
    -source [get_pins {inst|altpll_component|pl1|clk[0]}] \
    -multiply_by 2 \
    -phase 90 \
    [get_pins {inst|altpll_component|pl1|clk[2]}]
```

Using derive pll command

```
create_clock -period 10.0 \
  [get_ports in_clk]
```

derive\_pll\_clocks

- # Note the clock names for
- # the generated clocks
- # will be the names of
- the PLL output pins

© 2010 Altera Corporation—Confidential



# **SDC Timing Constraints**

Clocks



- False paths
- Multicycle paths
- Absolute delays



# **I/O Constraining**

Specify system-level timing constraints

#### Settings

- Input maximum delay
- Input minimum delay
- Output maximum delay
- Output minimum delay



## Input Min/Max Delay Definition

External delays added to the input data arrival pathMax value used in Setup and Min in Hold

#### Input Maximum Delay = 2ns

Pat	h Summary S	tatistics	Data Path	Wav	eform	Extra Fitter Information	
Dat	a Arrival Path						
	Total	Incr	RF	Туре	Fanou	it Location	Element
1	0.000	0.000					launch edge time
2	<b>4</b> 0.000	0.000					clock path
1	0.000	0.008	R	$\frown$			clock network delay
3	2.000	2.000	F	iExt	1	PIN_B6	din
4	<b>4</b> 5.698	3.090		$\sim$			data path
1	2.000	0.000	FF	IC	1	IOIBUF_X14_Y31_N8	din~input i
2	2.681	0.681	FF	CELL	1	IOIBUF_X14_Y31_N8	din~input o
3	5.161	2.480	FF	IC	1	FF_X14_Y31_N10	inst d
4	5.698	0.537	FF	CELL	1	FF_X14_Y31_N10	inst
Dat	a Required Pat	h					
	Total	Incr	RF	Туре	Fanou	It Location	Element
1	10.000	10.000					latch edge time
2	▲ 12.181	2.181					clock path
1	10.000	0.000					source latency
2	10.000	0.000			1	PIN_J7	clk
3	10.000	0.000	RR	IC	1	IOIBUF_X16_Y0_N15	clk~input i
4	10.527	0.527	RR	CELL	1	IOIBUF_X16_Y0_N15	clk~input o
5	10.901	0.374	RR	IC	1	CLKCTRL_G17	clk~inputclkctrl inclk[0]
6	10.901	0.000	RR	CELL	3	CLKCTRL_G17	clk~inputclkctrl outclk
7	11.816	0.915	RR	IC	1	FF_X14_Y31_N10	inst clk
8	12.181	0.365	RR	CELL	1	FF_X14_Y31_N10	inst
3	12,161	-0.020					clock uncertainty
2							


#### Input Minimum Delay = 1ns

Path	n Summary	Statistics	Data Pa	th Wa	veform	Extra Fitter Information	
Data	Arrival Pat	h					
	Total	Incr	RF	Туре	Fanout	Location	Element
1	0.000	0.000					launch edge time
2	<b>⊿</b> 0.000	0.000					clock path
1	0.000	0 000 0	R	$\sim$			clock network delay
3	1.000	1.000	R	<b>Ext</b>	1	PIN_B6	din
4	4 4.133	3,133		$\bigcirc$			data path
1	1.000	0.000	RR	IC	1	IOIBUF_X14_Y31_N8	din~input i
2	1.50	7 0.507	RR	CELL	1	IOIBUF_X14_Y31_N8	din~input o
3	3.619	2.112	RR	IC	1	FF_X14_Y31_N10	inst d
4	4.13	3 0.514	RR	CELL	1	FF_X14_Y31_N10	inst
Data	a Required P Total	ath Incr	RF	Туре	Fanout	Location	Element
1	0.000	0.000					latch edge time
2	4 2.250	2.250					clock path
1	0.000	0.000					source latency
2	0.000	0.000			1	PIN_J7	clk
3	0.000	0.000	RR	IC	1	IOIBUF_X16_Y0_N15	clk∼input∣i
4	0.52	7 0.527	RR	CELL	1	IOIBUF_X16_Y0_N15	clk~input o
5	0.91	7 0.390	RR	IC	1	CLKCTRL_G17	clk~inputclkctrl inclk[0]
6	0.91	7 0.000	RR	CELL	3	CLKCTRL_G17	clk~inputclkctrl outclk
7	1.87	0.953	RR	IC	1	FF_X14_Y31_N10	inst clk
8	2.25	0.380	RR	CELL	1	FF_X14_Y31_N10	inst
3	2.270	0.020					clock uncertainty
4	2.322	0.052		uTh	1	FF X14 Y31 N10	inst

#### © 2010 Altera Corporation—Confidential



# Input Min/Max Delay in Waveform




© 2010 Altera Corporation—Confidential



# Input Maximum Delay Calculation (Example)

#### Constraining registered input path in setup




# Input Maximum Delay = PCB clk(Altera Dev) + PCB clk(Ext Dev) + Tco max(Ext Dev) + PCB data max

© 2010 Altera Corporation—Confidential



# Input Minimum Delay Calculation (Example)

#### Constraining registered input path in hold



# Input Minimum Delay = PCB clk(Altera Dev) + PCB clk(Ext Dev) + Tco min(Ext Dev) + PCB data min

© 2010 Altera Corporation—Confidential



## **Output Min/Max Delay Definition**

External delays added to the output data arrival path

- in fact, subtracted to the output data required path !
- Max value used in Setup and Min in Hold analysis

Pat	Path Summary Statistics Data Path		Wav	eform E	xtra Fitter Information		
Dat	a Arrival Pat	h					
	Total	Incr	RF	Туре	Fanout	Location	Element
1	0.000	0.000					launch edge time
2	<b>4</b> 2.332	2.332					clock path
1	0.000	0.000					source latency
2	0.000	0.000			1	PIN_J7	dk
3	0.000	0.000	RR	IC	1	IOIBUF_X16_Y0_N15	dk∼input∣i
4	0.52	0.527	RR	CELL	1	IOIBUF_X16_Y0_N15	dk~input o
5	0.91	7 0.390	RR	IC	1	CLKCTRL_G17	clk~inputclkctrl inclk[0]
6	0.91	7 0.000	RR	CELL	3	CLKCTRL_G17	clk~inputclkctrl outclk
7	1.870	0.953	RR	IC	1	DDIOOUTCELL_X12_Y31_N4	inst2 dk
Dat	a Required P	ath					
	Total	Incr	RF	Туре	Fanout	Location	Element
1	10.000	10.000					latch edge time
2	<b>4</b> 10.000	0.000					dock path
1	10.00	0.000	R				clock network delay
3	9.980	-0.020		$\sim$			clock uncertainty
4	7.980	-2.000	) R (	oExt	0	PIN A7	dout

#### Output Maximum Delay = 2ns


Pa	th Summary S	Statistics	Data Pat	n Way	/eform	Extra Fitter Information	
Dat	a Arrival Path						
	Total	Incr	RF	Туре	Fanout	Location	Element
1	0.000	0.000					launch edge time
2	<b>4</b> 2.260	2.260					clock path
1	0.000	0.000					source latency
2	0.000	0.000			1	PIN_J7	clk
3	0.000	0.000	RR	IC	1	IOIBUF_X16_Y0_N15	clk∼input∣i
4	0.527	0.527	RR	CELL	1	IOIBUF_X16_Y0_N15	clk~input o
5	0.901	0.374	RR	IC	1	CLKCTRL_G17	clk~inputclkctrl inclk[0]
5	0.901	0.000	RR	CELL	3	CLKCTRL_G17	clk~inputclkctrl outclk
7	1.816	0.915	RR	IC	1	DDIOOUTCELL_X12_Y31_N4	inst2 clk
Dat	a Required Pat	h					
	Total	Incr	RF	Туре	Fanout	Location	Element
1	0.000	0.000					latch edge time
2	▲ 0.000	0.000					clock path
1	0.000	0.000	R				clock network delay
3	0.020	0.020		$\sim$			clock uncertainty
4	1.020	1.000	F (	oExt	0	PIN_A7	dout

#### Output Minimum Delay = -1ns

#### © 2010 Altera Corporation—Confidential



# **Output Min/Max Delay in Waveform**




#### Tco max(Altera) + Output Maximum Delay $\leq$ Setup Relationship (=Tck) Tco min(Altera) + Output Minimum Delay $\geq$ Hold Relationship (=0)

© 2010 Altera Corporation—Confidential



#### **Output Maximum Delay Calculation (Example)**

#### Constraining registered output path in setup




# Output Maximum Delay = PCB clk(Ext Dev) + PCB clk(Altera Dev) + PCB data max + Tsu(Ext Dev)

© 2010 Altera Corporation—Confidential



## **Output Minimum Delay Calculation (Example)**

#### Constraining registered output path in hold



Output Minimum Delay =

 PCB clk(Ext Dev) + PCB clk(Altera Dev)
 + PCB data min
 Thd(Ext Dev)

© 2010 Altera Corporation—Confidential



# set\_input\_delay Command

 Constrains input pins by specifying external device timing parameters

#### Options

-clock <clock\_name>

```
[-clock_fall]
```

```
[-rise | -fall]
```

```
[-max | -min]
```

```
[-add_delay]
```

```
[-reference_pin <target>]
```

```
[-source_latency_included]
```

```
<delay value>
```

```
<targets>
```

```
© 2010 Altera Corporation—Confidential
```



## set\_output\_delay Command

 Constrains output pins by specifying external device timing parameters

#### Options

-clock <clock\_name>

```
[-clock_fall]
```

- [-rise | -fall]
- [-max | -min]

```
[-add_delay]
```

```
[-reference_pin <target>]
```

```
<delay value>
```

```
<targets>
```




## Input/Output Delays (GUI)

Set Input Delay		×
Clock name:	clk	•
- Input delay optio	ons	
<ul><li>C Minimum</li><li>€ Maximum</li><li>C Both</li></ul>	<ul> <li>C Rise</li> <li>C Fall</li> <li>C Both</li> </ul>	
Delay value:	5 ns 🗖 Add delay	
Targets:	[get_ports d*]	
SDC command:	set_input_delay -clock clk -max 5 [get_ports d*]	

© 2010 Altera Corporation—Confidential



# Synchronous I/O Example




set\_input\_delay -clock clk -max [expr -0.5 + 0.3 + 5 + 1] datain set\_input\_delay -clock clk -min [expr -0.5 + 0.3 + 3 + 1] datain

set\_output\_delay -clock clk -max [expr -0.3 + 0.5 + 1 + 2 ] -clock\_fall dataout
set\_output\_delay -clock clk -min [expr -0.3 + 0.5 + 1 -0.4] -clock\_fall dataout

© 2010 Altera Corporation—Confidential



# **Source-Synchronous Interfaces**




- Both data & clock transmitted by host device with designated phase relationship (e.g. edge or center-aligned)
  - No clock tree skew included in calculation
  - Target device uses transmitted clock to sample incoming data
- Data & clock routed identically to maintain phase relationship at destination device
  - Board delay not included in external delay calculations
    - Clock trace delay (data required time) & Data trace delay (data arrival time) are equal and offset
  - Enables higher interface speeds (compared to using system clock)

\*PLL, represented by 1 symbol, could be multiple PLLs or generating multiple clock outputs

© 2010 Altera Corporation—Confidential



# **Using SDC with Source-Synch**



- Must tell TimeQuest to analyze path from clock source to output clock pin during analysis
- Two Methods using set\_output\_delay command
  - Method 1
    - Add -reference\_pin argument to output delay assignment -reference\_pin is a TimeQuest SDC extension
  - Method 2
    - 1. Assign generated clock on output clock pin
    - 2. Use -clock argument in output delay assignment to associate output clock to output data bus




<sup>© 2010</sup> Altera Corporation—Confidential

#### **Method 1 Example**

```
create_clock 5 -name clkin \
    [get_ports clkin]
create_generated_clock -name pllclk divide_by 1 \
    -source [get_ports clkin] \
    [get_pins inst|altpll_component|pll|clk[0]]
```

# Constrain dataout with an external tsu of 0.5 ns # and th of 0.5 ns using clkout as reference pin set output delay -clock pllclk  $\setminus$ 






© 2010 Altera Corporation—Confidential

#### **Method 2 Example**

```
create_clock 5 -name clkin \
    [get_ports clkin]
create_generated_clock -name pllclk divide_by 1 \
    -source [get_ports clkin] \
    [get_pins inst|altpll_component|pll|clk[0]]
```

```
# Place clock on external clock output
create_generated_clock -name clkout \
    -source [get_pins inst|altpll_component|pll|clk[0]] \
    [get_ports clkout]
```

```
# Constrain dataout with an external tsu of 0.5 ns
# and th of 0.5 ns using clkout as clock
set_output_delay -clock clkout \
        [get_ports dataout]
set_output_delay -clock clkout \
        -min -0.500 \
        [get_ports dataout]
```






#### **Virtual Clocks**



© 2010 Altera Corporation—Confidential

#### **Clock Uncertainty**

- Setup uncertainty decreases setup required time
- Hold uncertainty increases hold required time



© 2010 Altera Corporation—Confidential



#### **Clock Uncertainty**

- Command: set\_clock\_uncertainty
- Use to model jitter, guard band, or skew
  - Allows generation of clocks that are non-ideal
- Options
  - [-setup | -hold]
  - [-fall\_from <fall\_from\_clock>]
  - [-fall\_to <fall\_to\_clock>]
  - [-from <from\_clock>]
  - [-rise\_from <rise\_from\_clock>]
  - [-rise\_to <rise\_to\_clock>]
  - [-to <to\_clock>]
  - <value>

© 2010 Altera Corporation—Confidential



# SDC Enhancement derive\_clock\_uncertainty

New SDC constraint - derive\_clock\_uncertainty


- Computes all the required clock uncertainty for every clock transfer (e.g. PLL settings)
- Advantage in using *derive\_clock\_uncertainty* 
  - Automatically applies SDC constraint, set\_clock\_uncertainty
  - Provides flexibility for accounting system considerations
    - Optionally, modify generated uncertainty values to account for external factors (e.g. board skew, external PLL jitter, etc.)
    - Optionally, disregard if accounted for in timing constraints and/or in controlled environment

<pre># Original Clock Setting N create_clock -period 8.0 \     mac_clk #</pre>	× 56 ∃ (	5	Info: set		ertainty	-from i_cl		-to i_clkin_13ns -setup 0.0 -to i_clkin_13ns -hold 0.05		
	59	5	11.039	3.730	FF	IC	3	PLL_6	PACE/PLL1_2/altpll_com	ponent U1 pll inclk[0]
derive pll_clocks	60	6	3.420	-7.619	FF	COMP	2	PLL_6	PACE/PLL1_2/altpll_com	ponent U1 p   clk[0]
derive_clock_uncertainty	61	7	4.723	1.303	FF	IC	1	CLKCTRL_G4	PACE PLL1_2 altpll_com	ponent U1[_clk0~clkctrl inclk[0]
	62	8	4.723	0.000	FF	CELL	2	CLKCTRL G4	PACE/PLL1_2/altpl/_com	ponent U1_clk0~clkctrl outclk
	5 <	9	5.366	0.643	FF	IC	1	LCFF_X15_Y1_N21	clk13ns_tail_m_Z clk	· · · · · · · · · · · · · · · · · · ·
		10	E 004	0.619	ED	CELL	1	LCEE VIE VI NOT	alk12na tail m	
© 2010 Altera Corporation—Confider	· 11	-	5.894	-0.090					clock uncertainty	
ALTERA, ARRIA, CYCLONE, HARDO	OPY, MA	12	5.001	0.000		aTea	1	LOFF_W15_W1_N21	dikt One_tai_m	
and Altera marks in and outside the U	.S.									

- Virtual clocks could be defined for all input clocks and output clocks in current design
  - Virtual input clock for external launch clock in the constraint for the input case
  - Virtual output clock for external latch clock in the constraint for the output case.
- This will separate the clock domains for the IO and core.
- This is required to set the correct clock uncertainty numbers in the clock uncertainty constraints, which differ for the core and the IO transfers
- Not used for output source synchronous interface (output generated clock)


© 2010 Altera Corporation—Confidential





- Traditionally, you'd set input delay and output delay with clk\_in as the reference clock
  - This intra-clock transfer would appear the same as the IO clock transfer
  - Incorrect clock uncertainty would be applied for IO transfers
- Virtual clocks for input transfer and output transfer provide separate and distinct clock transfers from clk\_in core intra-clock transfer.

© 2010 Altera Corporation—Confidential





#### Case A: BAD! data\_in data\_out clk\_in Clk

#### Old Constraints:

create\_clock -period 10 -name clk\_in [get\_ports {clk\_in}] set\_input\_delay -clock [get\_clocks {clk\_in}] -max 2 [get\_ports {data\_in}] set\_input\_delay -clock [get\_clocks {clk\_in}] -min 0 [get\_ports {data\_in}] set\_output\_delay -clock [get\_clocks {clk\_in}] -max 2 [get\_ports {data\_out}] set\_output\_delay -clock [get\_clocks {clk\_in}] -min 0 [get\_ports {data\_out}]

#### Clock Transfers

From clk\_in to clk\_in only


#### Resultant Clock Uncertainty

From clk\_in to clk\_in

Setup: 150ps Hold: 50ps

© 2010 Altera Corporation—Confidential





#### New Constraints:

create\_clock -period 10 -name clk\_in [get\_ports {clk\_in}] create\_clock -period 10 -name virt\_clk\_in create\_clock -period 10 -name virt\_clk\_out set\_input\_delay -clock [get\_clocks {virt\_clk\_in}] -max 2 [get\_ports {data\_in}] set\_input\_delay -clock [get\_clocks {virt\_clk\_in}] -min 0 [get\_ports {data\_in}] set\_output\_delay -clock [get\_clocks {virt\_clk\_out}] -max 2 [get\_ports {data\_out}] set\_output\_delay -clock [get\_clocks {virt\_clk\_out}] -min 0 [get\_ports {data\_out}]

#### Clock Transfers

From clk\_in to clk\_in From virt\_clk\_in to clk\_in From clk\_in to virt\_clk\_out

#### Resultant Clock Uncertainty

From clk\_in to clk\_in From virt\_clk\_in to clk\_in From clk\_in to virt\_clk\_out Setup: 150ps Hold: 50ps Setup: 130ps Hold: 130ps Setup: 130ps Hold: 130ps

#### © 2010 Altera Corporation—Confidential



### **SDC Timing Constraints**

- Clocks
- I/O
- False paths
- Multicycle paths
- Absolute delays

© 2010 Altera Corporation—Confidential ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off. and Altera marks in and outside the U.S.



#### **False Paths**

#### Logic-based

- Paths not relevant during for circuit operations
- e.g. Test logic, static or quasi-static registers

#### Timing-based

- Paths intentionally not analyzed by designer
- e.g. Bridging asynchronous clock domains using synchronizer circuits

# Must be marked by constraint to tell TimeQuest to ignore them

© 2010 Altera Corporation—Confidential



### **Two Methods to Create False Paths**

#### set\_false\_path command

- Use when particular nodes are involved
- Examples
  - All paths from an input pin to a set of registers
  - All paths from a register to another clock domain

#### set\_clock\_groups command

- Use when just clock domains are involved



#### set\_false\_path Command

Indicates paths that should be ignored during fitting and timing analysis

#### Options

[-fall\_from <names>]
[-rise\_from <names>]
[-from <names>]

```
[-through <names>]
```

```
[-to <names>]
```

```
[-fall_to <names>]
```

```
[-rise_to <names>]
```

```
[-setup]
```



<sup>© 2010</sup> Altera Corporation—Confidential


#### Set False Path (GUI)

#### Constraints menu

Set False Path		×
From:	[get_clocks {clk}]	
Through:		
To:	[get_clocks {clkx2}]	
SDC command:	set_false_path -from [get_clocks {clk}] -to [get_clocks {clkx2}]	
	OK Cancel Help	



#### **False Path Example**



Simple synchronizer circuit between two asynchronous clock domains

# Set\_false\_path -from [get\_pins reg1|regout] \ -to [get\_pins reg2|datain]

© 2010 Altera Corporation—Confidential



#### set\_clock\_groups Command

- Tells fitter and TimeQuest to ignore ALL paths between specified clock domains
  - Great for clock muxes
  - Equivalent to setting false paths (-from &
    - -to) on all paths between domains

#### Options

[-asynchronous | -exclusive]

- -group <clock name>
- -group <clock\_name>

[-group <clock name>]...



#### Asynchronous clock domains example


set\_clock\_groups -asynchronous

-group {PCI\_CLOCK }

© 2010 Altera Corporation—Confidential



### **Clock Mux Example**



create\_clock -period 10.0 [get\_ports clk\_100]
create clock -period 15.0 [get ports clk 66]

```
set_clock_groups -exclusive -group {clk_100} -group {clk_66}
# Since clocks are muxed, TimeQuest should not analyze
# cross-domain paths as only one clock will be driving the
# registers at any one time.
```

```
© 2010 Altera Corporation—Confidential
```



### **SDC Timing Constraints**

- Clocks
- I/O
- False paths
- Multicycle paths







#### When to Use Multicycle Paths

- Design does not require single cycle to transfer data
  - Otherwise needlessly over-constrain paths
- Clocks are integer multiples of each other with or without offset
- Clock enables ensuring register(s) not sampling data every clock edge



## Multicycle Types (1)

#### Destination

- Constraint based on destination clock edges
- Moves latch edge backward to relax required setup/hold time
- Used in most multicycle situations
- Source
  - Constraint based on source clock edges
  - Moves launch edge forward to relax required setup/hold time
  - Useful when source clock is at higher frequency than destination

© 2010 Altera Corporation—Confidential



## Multicycle Types (2)

#### Setup

- Increases the number of cycles for setup analysis
- Default is 1

#### Hold

- Increases the number of cycles for hold analysis
- Default is 0\*

\*Note: Subtract 1 from the Classic Timing Analyzer hold multicycle value to convert to SDC

© 2010 Altera Corporation—Confidential



# set\_multicycle\_path Command

 Indicates by how many cycles the required time (setup or hold) should be extended from defaults

#### Options

- [-start | -end]
- [-setup | -hold]
- [-fall\_from <names>]
- [-rise\_from <names>]
- [-from <names>]
- [-through <names>]
- [-to <names>]
- [-fall\_to <names>]
- [-rise\_to <names>]
- <targets>
- <value>



<sup>© 2010</sup> Altera Corporation—Confidential

#### Set Multicycle Path (GUI)


Set Multicycle Pa	ath 🛛 🗶	I
From:	[get_clocks {clk}]	
Through: To:	[get_clocks {clkx2}]	
Analysis type—	Reference clock	
Setup	Start (launch clock)	
C Hold	End (latch clock)	
Value:	2	
SDC command:	set_multicycle_path -from [get_clocks {clk}] -to [get_clocks {clkx2}] -s	
	OK Cancel Help	//

© 2010 Altera Corporation—Confidential



### **Understanding Multicycle (1)**

Standard single-cycle register transfer



- Multicycle Setup = 1 (Default)
- --- Multicycle Hold = 0 (Default)\*


© 2010 Altera Corporation—Confidential

ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MESAFARE, AND BUDGE IS SHERE DEPORT OF ARE SET OF A CONSTRAINED AND A LITERA MARKED AND A LITERA ARRIA, CYCLONE, HARDCOPY, MAX, MESAFARE, AND BUDGE IS SHERE DEPORT OF A LITERA ARRIVE AND A LITERA ARRIVE ARRIVE



#### **Understanding Multicycle (2)**

Change to a *two cycle setup*; *single cycle hold* transfer



- Multicycle Setup = 2
- - Multicycle Hold = 0 (Default)


#### © 2010 Altera Corporation—Confidential

ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGAGARE, AND BUGE IS SHERE DEPORT OF ARE SELUP edge and Altera marks in and outside the U.S.



# Understanding Multicycle (2) (cont.)

Change to a *two cycle setup*; *single cycle hold* transfer



Set\_multicycle\_path -from [get\_pins reg1|regout] -to [get\_pins reg2|datain] \
 -end -setup 2


© 2010 Altera Corporation—Confidential

ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MESAFARE, AND BUARTUS STRATUS TO BE AND A STRATUS AND A STRAT



#### **Understanding Multicycle (3)**

Change to a two cycle setup; two cycle hold transfer



<sup>••</sup> Multicycle Setup = 2

- - - - Multicycle Hold = 1


© 2010 Altera Corporation—Confidential

ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGAGARE, AND BUGE IS SHERE DEPORT AND A SHERE AND



# Understanding Multicycle (3) (cont.)

Change to a *two cycle setup*; *two cycle hold* transfer



#### **Reporting Multicycles**

		ng: set_mu									G
Cor	nmand Ir	nfo Summa	ry of Patł	าร							
!	Slack	From Node	To Nod	le		Launch Clock Latel	h Clock				
1	2.643	y_regtwo[2]	OBSE	RVABLED/	ATAB_REG	iOUT2 c100 c200					
						Same path w Setup Multic					
ath	#1: Set	up slack is	2.643	_	_				Pat	h #1: Setup slack is 2	.643
		ary Statistic		Path Juza				11	_		
_			;s Dala	i au   wa	verorm			ı I			Data Path   Waveform
Dal		al Path			1-				L	Property	Value
	Total	Incr	RF	Туре	Fanout	Location	Element 🔷			From Node	y_regtwo[2]
	0.000	0.000	$\triangleright$				launch edge time		2	To Node	ABLEDATAB_REGOUT
_	0.091	0.091	R				clock network delay 📃			Launch Clock	c100
3	0.341	0.250		uTco	1	LCFF_X27_Y7_N7	y_regtwo[2]			Latch Clock	c200
4	0.341	0.000	RR	CELL	1	LCFF_X27_Y7_N7	y_regtwo[2] regout	<b>k</b>	15	Multicycle - Setup End	2
5	0.341	0.000	RR	IC	1	LCCOMB_X27_Y7_N6	inst24 inst[2] datac		6	Data Arrival Time	7.446
6	0.664	0.323	RR	CELL	1	LCCOMB_X27_Y7_N6	inst24 inst[2] combout		7	Data Required Time	10.089
7	0.909	0.245	RR	IC	1	LCCOMB_X27_Y7_N0	inst24 inst11[2] datad		8	Slack	2.643
8	1.058	0.149	RR	CELL	1	LCCOMB_X27_Y7_N0	inst24 inst11[2] combout				
9	1.303	0.245	BB	IC	1	LCCOMB_X27_Y7_N26	inst24 inst12[2] datad				
10	1.452	0.149	BB	CELL	1	LCCOMB_X27_Y7_N26	inst24/inst12[2]/combout				
11	1.700	0.248	BB	IC	1	LCCOMB_X27_Y7_N10	inst24 inst13[2] datad 🗸 🗸				
۲		-	-	1		1					
Dal	ta Requ	ired Path						Ш			
	Total	Incr	RF	Туре	Fanout	Location	Element				
C	10.000	10.000	Dr				latch edge time				
2 3	10.136 10.089	0.136 -0.047	R	uTsu		h edge extended by destination clock	clock network delay				
10 /	Altera C	orporation-	Confide	ntial	cycle						

© 2010 Altera Corporation—Confidential Cycle ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off. and Altera marks in and outside the U.S.



### **SDC Timing Constraints**

- Clocks
- I/O
- False paths
- Multicycle paths
- Absolute delays





#### **Absolute Delays**

- Applys a timing value to a particular path
- Overrides the current setup/hold information for the path derived from clock and I/O constraints
- Apply set\_max\_delay & set\_min\_delay constraints to paths

© 2010 Altera Corporation—Confidential ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off. and Altera marks in and outside the U.S.



#### **Absolute Delay Example**

- Specify a input port-to-register or register-to-output port constraint without using input & output delays
- Use -rise\_from/-fall\_from & -rise\_to/-fall\_to to restict timing value to only registers responding to a rising or falling edge transition
   Ex. DDR input

# Apply a 2ns max delay for an input port only to nodes clocked by # the rising edge of clock CLK set\_max\_delay -from [get\_ports in[\*]] -rise\_to [get\_clocks CLK] 2.000

© 2010 Altera Corporation—Confidential

105



### **Timing Analysis Agenda**

- TimeQuest flow
- Timing constraints
- Timing reports



### **Verifying Clocks & I/O Timing**

Use Clock Setup & Hold summary reports to check worst slack for each clock


"Did I make it or did I not make it?"

- Positive slack displayed in **black**, negative in **red**
- Obtaining summary reports
  - Use create\_timing\_summary Tcl command
  - TimeQuest folder of Compilation Report
  - Run Report Setup Summary & Report Hold Summary reports from Tasks pane or Reports menu
- For detailed slack/path analysis
  - Run Report Timing from Tasks pane or Constraints menu
  - Use report\_timing command

© 2010 Altera Corporation—Confidential



#### **TimeQuest Reports in Compilation Report**





#### **Detailed Slack/Path Analysis**

#### Create more specific/detailed reports

- Ex. Details on a specific clock domain
- Ex. View timing paths between particular I/O & registers

#### Create using Tcl commands or GUI


- Use GUI to see report immediately
- Use Tcl file for repeatability

109

• Recommendation: Do not place reporting commands in SDC file



### **Report Timing (GUI)**





#### **Summary Slack/Path Report**

report\_timing -from\_clock c100 -to\_clock c200 \
 -setup -npaths 10 -detail summary \
 -panel\_name "Setup (c100 to c200) Summary"

Report     X	Se	up (c10	0 to c200) Summary			⊙ +
🐯 Setup (c100 to c200) Summary		Slack	From Node	To Node	Launch Clock	Latch Clock
	1	1.748	b_regtwo[3]	mult1~0BSERVABLEDATAB_REGOUT3	c100	c200
	2	2.071	b_regtwo[2]	mult1~0BSERVABLEDATAB_REGOUT2	c100	c200
	3	2.141	inst1 altpll_component pll clk[0]	mult1~OBSERVABLEDATAB_REGOUT3	c100	c200
	4	2.141	inst1 altpll_componentlpll clk[0]	mult1~OBSERVABLEDATAB_REGOUT3	c100	c200
	5	2.236	b_regtwo[4]	mult1~OBSERVABLEDATAB_REGOUT4	c100	c200
	6	2.286	y_regtwo[3]	mult1~OBSERVABLEDATAB_REGOUT3	c100	c200
	7	2.463	inst1 altpll_componentlpll clk[0]	mult1~0BSERVABLEDATAB_REGOUT2	c100	c200
	8	2.463	inst1 altpll_componentlpll clk[0]	mult1~OBSERVABLEDATAB_REGOUT2	c100	c200
	9	2.487	b_regtwo[5]	mult1~OBSERVABLEDATAB_REGOUT5	c100	c200
	10	2.511	y_regtwo[2]	mult1~OBSERVABLEDATAB_REGOUT2	c100	c200
1				1		1
	Ca	Iculate	d Slack	Source & Destination Nodes	Source & D Clocks	Destination

© 2010 Altera Corporation—Confidential



#### **Detailed Slack/Path Report**

report timing -from clock c100 -to clock c200  $\setminus$ 

-setup -npaths 10 -detail path\_only  $\setminus$ 

-panel name "Setup (c100 to c200)"

00 to c200)	Command Info Summar	u of Patho								
				<u> </u>						
	Slack From Node	To Node	Launch Clock		<					
	1 1.748 b_regtwo[3]			c200						
	2 2.071 b_regtwo[2]			c200	_					
	3 2.141Il_compon			c200	_	—			_	
	4 2.141Il_compon			c200	_		4 det	ailed v	iews of	
	5 2.236 b_regtwo[4]			c200			noth	مريامه		
	6 2.286 y_regtwo[3]			c200	-		pain	availat	Jie	
		entiplijcik[0]EDATAB_REGOUT2		c200	-			•		
I		entiplijcik[0]EDATAB_REGOUT2		c200	-					
	9 2.487 b_regtwo[5]			c200	_	- <				
	10 2.511 y_regtwo[2]	EDATAB_REGOUT2	C100	c200		$\mathbf{\Lambda}$				
		4.7.0								
i.	Path #1: Setun slack is	1.748	P	a <mark>t</mark> h #1: Setu	ip slack					
	Path Summary Statistic	s Data Path Waveform		Path Summar	y Statis	tic: D	ata Path	Vaveform		
۲	Property	Value		Data Arriva	l Path					Data arrival
I	1 From Node	b_regtwo[3]		Total	Incr	RF	Туре	Fanout	Location	path details
	2 To Node	~OBSERVABLEDATAB_REGOL	JT3	1 0.000	0.000					
	3 Launch Clock	c100		2 0.113	0.113	В				clock network delay
	4 Latch Clock	c200		3 0.363	0.250		uTco	1	LCFF_X26_Y1_N9	b regtwo[3]
	5 Data Arrival Time	3.330		4 0.363	0.000	RR	CELL	1	LCFF_X26_Y1_N9	b_regtwo[3]regout
	6 Data Required Time	5.078		5 0.363	0.000	RR	IC	1	LCCOMB_X26_Y1_N	
l	7 Slack	1.748		6 0.686	0.323	RR	CELL	1	LCCOMB_X26_Y1_N	8erated result_node[3]~99 combo
				7 2.457	1.771	RR	IC	1	DSPMULT_X16_Y8_I	
				8 3.330	0.873	RR	CELL	13	DSPMULT_X16_Y8_I	NOOBSERVABLEDATAB_REGOU
			i	Data Regui	rod Dath					·
	Cal	culated slack &		Total		RF	Turne	Fanout	Location	Element
		h Summary			Incr	Inc	Туре	Fanout	Lucation	
	par	Guillinary		1 5.000	5.000					latch edge time
				2 5.125	0.125	R		10		clock network delay
				3 5.078	-0.047		uTsu	13	DSPMULT_X16_Y8_I	NOOBSERVABLEDATAB_REGOU
2				•					Data require	4
		Y, MAX, MEGACORE, NIOS,							Bala loguito	

ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off. and Altera marks in and outside the U.S.

path details



# **Detailed Slack/Path Report (cont.)**

report\_timing -from\_clock c100 -to\_clock c200 \

-setup -npaths 10 -detail path\_only  $\setminus$ 

-panel name "Setup (c100 to c200)"

Report ×	Setup (c100 to c200)				©+
🥐 Setup (c100 to c200)	Command Info Summary of Paths				
	Slack From Node To	o Node Launch Clo	ck Latch Clock	Γ	
	1 1.748 b_regtwo[3]E	EDATAB_REGOUT3 c100	c200		Waveform visualizes
		,			TimeQuest slack
	Path #1: Setup slack is 1.748			Path #1: Setup slack is 1.748	calculations
	Path Summary Statistics Data Path	Waveform		Path Summary Statistics Data Path Waveform	calculations
	Property	Value Count Total De	ay % of Total Min Max	0.0 ns	5.0 ns
	1 Setup Relationship	5.000		5.0	
	2 Clock Skew	0.012			5.0 ns
	3 Data Delay	3.217		Launch Clock Launch	
	4 Number of Logic Levels	1			
	5 E Physical Delays			Setup Relationship 5.0	ns
	6 白…Arrival Path 7 白…Clock				
	7 È…Clock 8 iClock Network (Lu	umped) 1 0.113	100 0.113 0.113	Latch Clock	Latch
	9 ÉData		100 0.113 0.113		
		2 1.771	55 0.000 1.771	Data Arrival	V
	11 Cell	3 1.196	37 0.000 0.873		A
	12	1 0.250	7 0.250 0.250	Clock Delay 0.113 ns	
	13 Ė Required Path			Crock berdy	
	14 El-Clock			Data Delay 3.217 ns	
	15 Clock Network (Lu	umped) 1 0.125	100 0.125 0.125	Data beray	
				Slack	1.748 ns
	Statistics	about path		STACK	
				Data Required	V
	delay thro	ough design			^L
				Clock Delay	0.125 n
	Note: Negative delays are omitted from I	totals when calculating percentage	s	Click and drag curs	ors
		2,		-	015 0.047 r
					1
			×	Time (ns) timing events	4.7

#### **Report Path**

 Report arbitrary point-to-point path (does not need to be constrained)


	Report Path	
Nodes	From:	
Specifies what you are look for	Through:	
you are look for	Paths Report number of paths: 1	
	Output           Output           Image: Report Path	Output options
	File name:	Specifies output customizations
	Tcl command: report_path -npaths 1 -panel_name "Report Path"	
	Report Path     Close     Help	

#### Does not go flow through keepers

© 2010 Altera Corporation—Confidential




#### **Report Path**



and Altera marks in and outside the U.S.

#### Report Clocks (report\_clocks)


 List details about the properties of constrained clocks




© 2010 Altera Corporation—Confidential



#### **Unconstrained Path Report**





#### © 2010 Altera Corporation—Confidential



### **Verifying False Paths & Groups**

#### False paths

- Check ignored constraints
- Perform report timing on specified paths to ensure no results are returned

#### Clock groups

118

- Check clock transfers to ensure no paths are returned



#### **Report Clock Transfers**

Hold Transfers	Setu	p Transfers					_
		From Clock	To Clock	RR Paths	FR Paths	RF Paths	FF Paths
	1	ddr2_clocks altpll_component pll clk[0]	ddr2_clockslaltpll_componentlplllclk[0]	26198	0	19	0
	2	ddr2_clocks altpll_component pll clk[3]	ddr2_clocks altpll_component pll clk[0]	64	0	0	0
I	3	ddr2_clocks altpll_component pll clk[0]	ddr2_clocks altpll_component pll clk[1]	108	0	0	0
	4	ddr_ck0_nddr_dqs[0]	ddr2_clocks altpll_component pll clk[3]	0	16	0	0
	5	ddr_ck0_nddr_dqs[1]	ddr2_clocks altpll_component pll clk[3]	0	16	0	0
	6	ddr_ck0_nddr_dqs[2]	ddr2_clocks altpll_component pll clk[3]	0	16	0	0
	7	ddr_ck0_nddr_dqs[3]	ddr2_clocks altpll_component pll clk[3]	0	16	0	0
	8	ddr_ck0ddr_dqs[0]	ddr2_clocks altpll_component pll clk[3]	0	16	0	0
	9	ddr_ck0ddr_dqs[1]	ddr2_clocks altpll_component pll clk[3]		16	0	0
	10	ddr_ck0ddr_dqs[2]	ddr2_clocks altpll_component pll clk[3]		16	0	0
	11	ddr_ck0ddr_dqs[3]	ddr2_clocks altpll_component pll clk[3]	0	16	0	0
	12	ddr_ck1_nddr_dqs[0]	ddr2_clocks altpll_component pll clk[3]		16	0	0
	13	ddr_ck1_nddr_dqs[1]	ddr2_clocks altpll_component pll clk[3]	0	16	0	0
	14	ddr_ck1_nddr_dqs[2]	ddr2_clocks altpll_component pll clk[3]	0	16	0	0
	15	ddr_ck1_nddr_dqs[3]	ddr2_clocks altpll_component pll clk[3]		16	0	0
	16	ddr_ck1ddr_dqs[0]	ddr2_clocks altpll_component pll clk[3]	0	16	0	0
	17	ddr_ck1ddr_dqs[1]	ddr2_clocks altpll_component pll clk[3]		16	0	0
	18	ddr_ck1ddr_dqs[2]	ddr2_clocks altpll_component pll clk[3]		16	0	0
	19	ddr_ck1ddr_dqs[3]	ddr2_clocks altpll_component pll clk[3]		16	0	0
	20	dtw_read_ddr_dqs[0]	ddr2_clocks altpll_component pll clk[3]			0	0
	21	dtw_read_ddr_dqs[1]	ddr2_clocks altpll_component pll clk[3]			0	0
l	22	dtw_read_ddr_dqs[2]	ddr2_clocks altpll_component pll clk[3]	0	false path	0	0

© 2010 Altera Corporation—Confidential



#### **Report Exceptions**

- Debug potential timing failures due to unintended or conflicting timing exceptions
  - Wildcards and Tcl lists are very convenient and commonly used to easily constrain parts of the design (e.g. set\_false\_path –from {sig[\*] sig\_ena sig\_overflow} –to [all\_outputs]
  - Users can easily miss paths, incorrectly relax paths, or accidentally override other exceptions
- Includes all exceptions that are set by the SDC constraints
  - set\_false\_path, set\_multicycle, set\_min\_delay, and set\_max\_delay

ustom Reports Report Timing
Report Minimum Pulse Widt
 Report False Path
 Report Path
 Report Exceptions
 Report Bottlenecks
 Report Net Timing
Create Slack Histogram

eport Exceptions	×
Clocks From clock:	
Targets From: Through: To:	
Analysis type	
Output Detail level: I Report panel name: E File name:	Path only Set Default Report Exceptions
Console	File options
Tcl command: report_e	xceptions -setup -npaths 1 -detail path_only -panel_name ( Report Exceptions Close Help

Report Exceptions Summary											
	Status	Exception	Setup Slack	Hold Slack	Recovery Slack	Removal Slack					
186	Complete	R2_90_phy_alt_mem_phy_inst[clk]pll_reconfig_reset_ams_n[clm}]	-3.492	n/a	n/a	n/a					
187	Complete	quartusDDR2_90_phy_alt_mem_phy_inst clk phs_shft_busy_siii d}].	-3.492	n/a	n/a	n/a					
188	Invalid	]} {mem_ba[0]} {mem_ba[1]} mem_cas_n mem_ras_n mem_we_n}]	n/a	n/a	n/a	n/a					
189	Partially Overridden	{mem_ba[0]} {mem_ba[1]} mem_cas_n mem_ras_n mem_we_n}] 2	4.997	n/a	n/a	n/a					

© 2010 Altera Corporation—Confidential





#### **Timequest resource center**

#### www.altera.com/support/software/timequest/sof-qts-timequest.html

#### **TimeQuest Timing Analyzer Resource Center**

Home > Support > Design Software > TimeQuest Timing Analyzer

The TimeQuest timing analyzer is an ASIC-strength static timing analyzer that supports the industry-standard Synopsys Design Constraints (SDC) format. This page provides links to resources where you can learn more about the TimeQuest analyzer.

For resources on the TimeQuest analyzer, see the following:

- <u>TimeQuest Analyzer Documentation</u>
- <u>TimeQuest Analyzer Training and Demonstrations</u>
- Design Examples

For a brief overview of the TimeQuest timing analyzer, refer to the TimeQuest Timing Analyzer section on the <u>Verification and Board Level</u> product feature page.

To search for known TimeQuest issues and technical support solutions, use Altera's <u>Knowledge Database</u>. You can also visit the <u>Altera<sup>®</sup> Forum</u> to connect to and discuss technical issues with other Altera users.

For further technical support, use <u>mySupport</u> to create, view, and update service requests.

#### www.alterawiki.com/wiki/TimeQuest\_User\_Guide

## A TimeQuest User Guide to help users understand the details of SDC constraints and using TimeQuest for static timing analysis

© 2010 Altera Corporation—Confidential



#### **Thank You**

