ALL PROGRAMMABLE





ECOLE D'ELECTRONIQUE IN2P3 2016

20 Juin 2016

Grégory Donzel (XILINX FAE AVNET MEMEC SILICA)

Agenda

>XILINX Overview

-A Generation Ahead from 28nm to 16nm

-Tools and Methodology

>UFDM Guidelines for easier Timing Closure

>Setting Clean Timing Constraints for Predictable Static Timing Analysis

- -How to set "Clean" constraints?
- -Baselining a Design
- -Analyzing through the Design : report_timing_summary, report_clock_interaction, report_cdc...

Last Miles Strategy: Tips and Tricks

>What's next?



Agenda

>XILINX Overview

- -A Generation Ahead from 28nm to 16nm
- -Tools and Methodology

>UFDM Guidelines for easier Timing Closure

Setting Clean Timing Constraints for Predictable Static Timing Analysis

- -How to set "Clean" constraints?
- -Baselining a Design
- -Analyzing through the Design : report_timing_summary, report_clock_interaction, report_cdc...

Last Miles Strategy: Tips and Tricks

>What's next?



A Generation Ahead from 28nm to 16nm : All 20nm UltraScale Devices In Volume Production NOW!

> Production rollout of 20nm UltraScale[™] FPGAs complete

- -All device, package, speed grade options available NOW
- -Production speedsfile support in Vivado® 2016.1
- > High-end uncontested in the market place
- Mid-range ~1.5yr ahead of competition
- > Calls to action
 - -Leverage our lead at both 20nm and 16nm!!







Page 4

A Generation Ahead from 28nm to 16nm: *Market Share*



Note: All numbers derived from Altera and Xilinx Only **Source:** Public Reports and Xilinx Estimates



© Copyright 2016 Xilinx

EXILINX > ALL PROGRAMMABLE.

Tools and Methodology: Tool Offering



Page 6

Метес

Agenda

>XILINX Overview

- -A Generation Ahead from 28nm to 16nm
- -Tools and Methodology

>UFDM Guidelines for easier Timing Closure

Setting Clean Timing Constraints for Predictable Static Timing Analysis

- -How to set "Clean" constraints?
- -Baselining a Design
- -Analyzing through the Design : report_timing_summary, report_clock_interaction, report_cdc...

Last Miles Strategy: Tips and Tricks

>What's next?



Tools and Methodology: Quick Survey...

Page 8

> Who's working with ISE?

- Support any FPGA family before 7-Series: The right and only tool to support Spartan-6, Virtex-6, etc...
- Latest supported version: ISE 14.7 (available since October 2013)
- ISE won't be covered today

> Who knows Documentation Navigator?

- Catalog View: Great tool to work with the latest versions of docs
- Design Hub & Checklists
- Can be installed standalone from http://www.xilinx.com/support/documentation-navigation/overview.html
- How to use?
 - http://www.xilinx.com/video/support/how-to-use-document-navigator.html

> Who knows what UFDM means?

- UFDM = UltraFast Design Methodology
 - Vivado Design Suite methodology (UG949) HDL flow (board to closure)
 - Embedded design methodology (UG1046) Embedded flow (HW + SW)
 - High level design methodology (UG1197) HLx flow (IPI + HLS)



UltraFAST.#	ŀ
UltraFast Design Methodology Guide for the Vivado Design Suite	
UG949 (v2014.1) April 2, 2014	
UG1046 EXILIN	X
UG1197 £ XI	LIN

www.xilinx.com/ultrafast

© Copyright 2016 Xilinx

XILINX > ALL PROGRAMMABLE.

Critical Path could be a Moving Target Example from a Real Design

> Post-synthesis estimates (the real problem)

- Worst path: 13 levels of logic

> Post-place

- Worst path: 7 levels





> Post-route (the side-effect of the real problem)

- Worst Path: 4 levels of logic
- Paths with 5-13 levels got preferred routing

- Paths with 7-13 levels got placed locally



worst path: 4.1ns

Analyze & Fix timing issues at early stages for faster timing convergence





Impact of HDL Coding Style

>Block inference

- Follow recommended templates for RAM, DSP, LUTRAM, SRL inference

> Pipeline your design to reduce levels of logic

> Avoid Reset

- <u>No reset at all (if possible)</u> is best: Xilinx devices boot in a known state
- Default register value can be controlled via the INIT property
- Dedicated shifters (SRLs) and RAM memory arrays don't use resets
- <u>WP272</u>

Page 10

> Synchronous resets are preferred

- Allow packing of registers into dedicated RAM and DSP blocks
 - Active HIGH rather than active low reset
- Tools have the option to implement reset in datapath (LUT)

> Give more freedom to Synthesis

- Revisit attributes needed by other synthesis engines or older releases
- Avoid KEEP, dont_touch, syn_preserve, max_fanout attributes...









Note sure about HDL Coding Style? Use Language Templates

> Synthesis Templates

- -BRAM, LUTRAM, ROM, SRL
- Counter, MULT
- -FSM, Decoder, Encoder

-...

> Accessing templates in IDE

- -Windows \rightarrow Language Templates
- Available as a standalone window
 - Tools → Language Templates
 - No project required



> Drag and drop into Vivado text editor to use HDL templates





Using Language Templates: Coding to Match the Hardware

> Leverage DSP block cascading capabilities



> Avoid Block RAM collision avoidance logic^(*)



XILINX > ALL PROGRAMMABLE.

Inference with collision check

disabled

LUT Combining

> LUT combining leverages the dual-output LUT (O5/O6)

- Pro: saves area
- Con: could induce congestion

> Tools behavior

- XST/Synplify combine by default, Vivado Synth has "soft" LC constraints
- Implementation combines LUT based on utilization in place_design
- High device or Pblock utilization will see more combined LUTs

> Use report_utilization and look for LUTs with O5 and O6

Slice Logic Distribution	
	Used
+	+
Slice	45910
LUT as Logic	120084
using 05 output only	422
using 06 output only	105082
using 05 and 06	<mark>14580</mark>

> Guideline: If >15% of LUT use both O5 and O6, then

- Consider turning off LUT combining in synthesis





Gauging Other Design Metrics

> report_high_fanout_nets

- To reduce fanout on a net use...
 - max_fanout (Vivado synthesis and XST)
 - syn_maxfan (Synplify)
- Use phys_opt_design for timing driven replication

> report_control_sets

- Indicator of possible packing fragmentation and fitting issues
- Run the -verbose option to generate a full list
- Use Synplify's syn_reduce_controlset_size attribute for control
 - Default is 2, set it to 8 to eliminate most lowest fanout control sets





Ultrafast Methodology Checks



Page 15

Метес

An Avnet Compon

- "Report Methodology" added to the Flow Navigator
- > New "Methodology" messages tab
- > Replaces "Report DRC" methodology rule deck

🚵 Edit Timing Constraints	Methodology - methodology_1 (89	violations)		? _ 🗆 🖻 🗡
💐 Set Up Debug	🔍 🔟 🛛 80 Warnings 📃 Hide	All		
🎯 Report Timing Summary			1 Density	
™> Report Clock Networks	Name	Severity	Details	
Report Clock Interaction	Al Violations (89)			-
Report Methodology				=
Report DRC	• • • • • • • • • • • • • • • • • • •			=
Report Noise	•- 10 Timing (73)			
Report Utilization	- 🖗 Bad Practice (73)			
Report Power	• 1 TIMING-6 (2)			
Schematic	∲- ① TIMING-7 (2)			
	- () TIMING #1	Warning	The clocks bftClk and wbClk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks bftClk] -to [get_clocks wbClk]	
Implementation Settings	U TIMING #2	Warning	The clocks wbClk and bftClk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks wbClk] -to [get_clocks bftClk]	
Run Implementation	•- () TIMING-18 (69)			
Implemented Design	- U TIMING #1	Warning	An input delay is missing on <u>reset</u> relative to clock(s) bftClk wbClk	
🚵 Constraints Wizard	- 🕛 TIMING #2	Warning	An input delay is missing on wbDataForInput relative to clock(s) bftClk wbClk	
🚵 Edit Timing Constraints	- 🕛 TIMING #3	Warning	An input delay is missing on <a href="webbackground-color:we</td><td></td></tr><tr><td>🖄 Report Timing Summary</td><td>- 🕛 TIMING #4</td><td>Warning</td><td>An input delay is missing on webbackground-colored wbClk	
Report Clock Networks	TIMING #5	Warning	An input delay is missing on <u>wblnputData[11]</u> relative to clock(s) wbClk	v
Report Clock Interaction	methodology_1 (89 violations)			4 ▷ 国
Report Methodology	📟 Tcl Console 🛛 🔎 Messages	🔍 🔍 Log 🗌 🗎 Repo	rts 🗈 Design Runs 🖉 Timing 🗘 Methodology	
Seport DRC				
Report Noise	VNET" 🔷 SILIC	A	© Converget 2016 Xilinx EXILINX > ALL PRO	GRAMMABLE.



Review and Resolve Critical Warnings

> Vivado does not stop for Critical Warnings

- Enables fixing many issues at once
- Bitstream generation will error with unresolved critical warnings

> Critical warnings are serious design issues

- Invalid constraints or XDC syntax errors
- Netlist or target objects not found or invalid

>Address these warnings before moving forward

- Results of design analysis may be inaccurate
- Critical Warnings may prevent design success







UG949





Agenda

>XILINX Overview

- -A Generation Ahead from 28nm to 16nm
- -Tools and Methodology

>UFDM Guidelines for easier Timing Closure

>Setting Clean Timing Constraints for Predictable Static Timing Analysis

- -How to set "Clean" constraints?
- -Baselining a Design
- -Analyzing through the Design : report_timing_summary, report_clock_interaction, report_cdc...

Last Miles Strategy: Tips and Tricks

>What's next?





Timing Constraints need to be "clean"

> When constraints (clock, IO) are missing

- The corresponding paths are timed optimistically
- No violation will be reported but design may not work on HW

> When path are incorrectly constrained

- Runtime and optimization efforts will be spent on the wrong paths
- Reported timing violations may not result in any issues on HW

> When constraints create wrong HOLD violations

- May result in long runtime and SETUP violations
- P&R fixes HOLD violations as #1 priority, because:
 - Designs with HOLD violations won't work on HW
 - Designs with SETUP violations will work, but slower

> No timing violations

- Setup/recovery (max analysis): WNS > 0ns and TNS = 0ns
- Hold/removal (min analysis): WHS > 0ns and THS = 0ns





"Clean" Constraints for Rapid Timing Closure

> Prioritize and close 1 step at a time

Converge first at Synthesis (faster, higher impact), then in back-end

> Start with the simplest (baseline) constraint:

- Internal Fmax (flop-to-flop constraints) which is the problem 9/10 times
- Define proper clock dependencies

> Make sure the design & constraints are reasonable

> Analyze, get to root cause, then decide how to fix it

- Clock path vs. data path vs. interconnect delay vs. logic delay...
- Add I/O constraints (with Vivado XDC templates) and redo...





Method to Create Good "Clean" Constraints

> Create Constraints: Four Key Steps

- 1. Create clocks
- 2. Define clocks interactions
- 3. Set input and output delays
- 4. Set timing exceptions
- > Use the Timing Constraints Wizard
- > Validate Constraints at each step
 - Monitor unconstrained objects
 - Validate timing

Note: Available via GUI and Tcl





EXILINX > ALL PROGRAMMABLE.



In a Drawing: Progressive Approach to Design Closure





Baseline XDC



Page 22

© Copyright 2016 Xilinx

Complete XDC

EXILINX > ALL PROGRAMMABLE.

Final XDC

Baselining Designs With VIVADO

> Starting from a fully Synthesized Netlist

> 2 Baseline Stages:

- 1. Constraint Development
 - 1.1. Add IP constraints
 - 1.2. Create clocks
 - 1.2.1. Use create_clock
 - 1.2.2. Run report_clocks
 - 1.3. Define clocks interactions
- 2. <u>Implementation with report_timing_summary</u>





Baseline Stage 1: Constraint Development Add IP Timing Constraints

> Do Not Forget To Include IP Timing Constraints

- Many cores have their own timing constraints that include important exceptions (PCIE, MIG, 2-clock distributed FIFOs...)
- Non-native IP: very easy to drop the IP constraints especially if customer only provides IP as .ngc netlist files
- Native IP: use report_compile_order -constraints to identify all constraint file sources

Tcl C	onsole									
	• report	Preport_compile_order -constraints								
(
Æ	Supplying Constraint Fundamination Order (courses 1)									
	Index	File Name	Used In	Scoped To Ref	Scoped To Cells	Processing Order	Full Path Name			
\mathbf{v}			<u>-</u>							
\sim	1	clk_core.xdc	Synth & Impl	clk_core	inst	EARLY	c:/projects/project_wave_gen/project_wave_gen.srcs/sources_1/ip/clk_core/clk_core.xdc			
	2	wave_gen_timing.xdc	Synth & Impl			NORMAL	C:/projects/project_wave_gen/project_wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc			
	3	char_fifo.xdc	Synth & Impl	char_fifo	00	NORMAL	c:/projects/project_wave_gen/project_wave_gen.srcs/sources_1/ip/char_fifo/char_fifo/char_fifo.xdc			
	Implem	Implementation Evaluation Compile Order (sources 1 & constrs 1)								
	Index	File Name	Used_In	Scoped_To_Ref	Scoped_To_Cells	Processing_Order	Full Path Name			
	1	clk_core.xdc	Synth & Impl	clk_core	inst	EARLY	c:/projects/project_wave_gen/project_wave_gen.srcs/sources_1/ip/clk_core/clk_core.xdc			
	2	<pre>wave_gen_timing.xdc</pre>	Synth & Impl			NORMAL	C:/projects/project_wave_gen/project_wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc			
	3	wave_gen_pins.xdc	Impl			NORMAL	C:/projects/project_wave_gen/project_wave_gen.srcs/constrs_1/imports/verilog/wave_gen_pins.xdc			
	4	char_fifo.xdc	Synth & Impl	char_fifo	U0	NORMAL	c:/projects/project_wave_gen/project_wave_gen.srcs/sources_1/ip/char_fifo/char_fifo/char_fifo.xdc			



© Copyright 2016 Xilinx

XILINX > ALL PROGRAMMABLE.

Baseline Stage 1: Constraint Development Add IP Timing Constraints

> Do Not Forget To Include IP Timing Constraints

- Native IP: review BOTH xdc file that comes with core AND example project xdc for timing exceptions





Baseline Stage 1: Constraint Development *Creating Clocks*

- > Clock Ground Rules...
- > For SDC-based timers, clocks only exist if you create them
 - Use create_clock for primary clocks

> Clocks propagate <u>automatically</u> through clocking modules

- MMCM and PLL output clocks are automatically generated
- Gigabit transceivers are not supported. Create them manually.



- > Use create_generated_clock for internal clocks (if needed)
- > All inter-clock paths are evaluated by default





Baseline Stage 1: Constraint Development *Creating Clocks*

Define primary clocks: create_clocks

- Create at top level port or GT OUTCLK pins
- Run the design (synthesis) or open netlist design



> Verify specified and automatically generated clocks: report_clocks

Attributes P: Propagated G: Generated							
	Clock	Period	Waveform	Attributes	Sources		
	sys_clk	10.000	{0.000 5.000}	Р	{sys_clk}		
	pll0/clkout0	2.500	{0.000 1.250}	P,G	<pre>{pll0/plle2_adv_inst/CLKOUT0}</pre>		
	pll0/clkout1	10.000	{0.000 5.000}	P,G	<pre>{pll0/plle2_adv_inst/CLKOUT1}</pre>		

- To check constraint quality or to identify constraint issues: check_timing

Define remaining internal clocks: create_generated_clocks

- Find unconstrained generated clocks in Check Timing and Report Clock Networks reports



Baseline Stage 1: Constraint Development Creating Clocks: Clock Constraint Validation Helpers

> Review and monitor unconstrained objects

- To Check Progress:

report_clocks
report_clock_networks
check_timing
report timing summary: Check Timing section

> Avoid Clock Skew

- Verify clock network topology

report_clock_networks

Beware of:

Page 28

- -Gated clocks
- -Unconstrained clocks
- -Related clock from different MMCM







Report Clock Interaction after Creating Clocks in Baseline Stage 1

> Run report_clock_interaction







Baseline Stage 1: Constraint Development *Clock Interaction*

- > Clock Interaction Ground Rule...
- > All inter-clock paths are evaluated by default





Baseline Stage 1: Constraint Development *Clock Interaction*

- > Evaluate the clock interaction
 - Use report_clock_interaction BEWARE: All inter-clock paths are constrained by default!
 - Mark inter-clock paths (Clock Domain Crossing) as asynchronous
 - Make sure you designed proper CDC synchronizers
 - Use set_clock_groups (preferred method to set_false_path)

BEWARE: This overrides any set_max_delay constraints!

- Do you have unconstrained objects?
 - Find out with **check_timing**





© Copyright 2016 Xilinx

EXILINX > ALL PROGRAMMABLE.

Baseline Stage 1: Constraint Development Clock Interaction: Constraining Cross Clock Domains

Run Report Clock Domain Crossings

- If two clocks are not related, but paths exist between them, then there **must** be a clock crossing circuit between them.
- report_cdc
- Check CDC Topologies

>Use appropriate synchronizing techniques

- Asynchronous signals always cause some possibility that the system would fail.
- 2 or more register stages, for single bit
- FIFO for buses

Reducing Impact of Metastability and Maximize MTBF

- ASYNC_REG to place synchronizing flops in the same slice for best Mean Time Between Failures (MTBF)
- Usually comes with set_max_delay constraint





set_property ASYNC_REG TRUE \
[get_cells [list sync0_reg sync1_reg]]

XILINX > ALL PROGRAMMABLE.

Baseline Stage 1: Constraint Development Clock Interaction: Constraining for Asynchronous CDC – Single Bit

> Ignoring timing paths between individual clocks

```
set_clock_groups -asynchronous -group {clk1} -group {clk2}
This is equivalent to:
set_false_path -from [get_clocks clk1] -to [get_clocks clk2]
set_false_path -from [get_clocks clk2] -to [get_clocks clk1]
BEWARE: This overrides any set_max_delay constraints!
```

> Ignoring timing paths between groups of clocks

SDC create_clock for the two primary clocks

create_clock -name clk_oxo -period 10 [get_ports clk_oxo]
create_clock -name clk_core -period 10 [get_ports clk_core]

Set Asynchronous Clock Groups

set_clock_groups -asynchronous
-group [get_clocks -include_generated_clocks clk_oxo] \
-group [get_clocks -include_generated_clocks clk_core}]
BEWARE: This overrides any set_max_delay constraints!







Baseline Stage 1: Constraint Development Clock Interaction: Constraining for Asynchronous CDC – Bus

>Use built-in hard FIFO (preferred)

- Circuit is designed for async transfers
- Use set_clock_groups constraint

>Use fabric Gray coded FIFO transfer

- Set timing requirement:
 - set_max_delay \$delay \$
 - -from [get_pins cell1/C] \
 - -to [get_pins cell2/D] \
 - -datapath_only
 - (with \$delay < clk A period or smaller of the two clock periods)
- XDC file with set_max_delay constraint auto-generated by the IP Catalog
- Do not create async clock groups
 - set_clock_groups has higher precedence and would override set_max_delay





EXILINX > ALL PROGRAMMABLE.

Baseline Stage 1: Constraint Development Clock Interaction: Final Step

Run report_clock_networks to ensure that the data path between the clock domains are analysed properly

- You want the design to have clean clock lines without logic
 - Tip: Use clock gating option in synthesis to remove LUTs on the clock line

> report_clock_network shows unconstrained networks



Report Clock Interaction after setting set_clock_groups constraints in Baseline Stage 1

> Run report_clock_interaction






Baseline Stage 2: Implementation with report_timing_summary WNS < 300ps as a rule of thumb...

- > Run report_timing_summary after each step (not optional)
- Ensure <u>WNS < 300 ps</u>

Метес

If TNS is better than -30ns, you can actually proceed to the next step even if the WNS is worse than -300ps





Baseline Stage 2: Implementation with report_timing_summary Setting up with report_timing_summary

> GUI

Constraints Default constraint set: Default constraint set: Coptions Strategy: Vivado Implementation Defaults* (Vivado Implementation 2012) Description: Vivado Implementation Defaults* (Vivado Implementation 2012) Description: Vivado Implementation Defaults Opt Design (opt_design) is_enabled tcl.pret C:\build_scripts\TCL\opt_post_timing.tcl -verbose -effort_level -mode More Options Power Opt Design (power_opt_design) Place Design (place_design) tcl.pre Select an option above to see a description of it	Imple	ementation	
Default constraint set: Constrs_2 (active) Options Strategy: Vivado Implementation Defaults* (Vivado Implementation 2012) Description: Vivado Implementation Defaults Opt Design (opt_design) is_enabled C:\build_scripts\TCL\opt_post_timing.tcl -verbose -effort_level -mode More Options Power Opt Design (power_opt_design) C:\pre Select an option above to see a description of it	Const	traints	
Options Strategy: Vivado Implementation Defaults* (Vivado Implementation 2012) Description: Vivado Implementation Defaults Opt Design (opt_design) Image: Classical Content of Classical Cla	Defaul	t constraint set: 🔓 constrs_2 (ad	ctive)
Strategy: Vivado Implementation Defaults* (Vivado Implementation 2012) Description: Vivado Implementation Defaults	Optio	ns	
n Description: Vivado Implementation Defaults Opt Design (opt_design) is_enabled tcl.pre tcl.post verbose -effort_level -mode More Options Power Opt Design (power_opt_design) Place Design (place_design) tcl.pre Select an option above to see a description of it	Strate	gy: 🤱 Vivado Implementation I	Defaults* (Vivado Implementation 2012)
Opt Design (opt_design) is_enabled tcl.pre tcl.pre tcl.post -verbose -effort_level med -mode More Options Bower Opt Design (pace_design) tcl.pre Select an option above to see a description of it	n Descri	ntion: Vivado Implementation Def	aults
□ Opt Design (opt_design) is_enabled tcl.pre tcl.post tcl.post -verbose -effort_level -mode More Options ● Power Opt Design (power_opt_design) □ Place Design (place_design) tcl.pre Select an option above to see a description of it			
tcl.pre C:\build_scripts\TCL\opt_post_timing.tcl -verbose	is	ot Design (opt_design) enabled	
tcl.post C:\build_scripts\TCL\opt_post_timing.tcl -verbose Image: Comparison of tt -effort_level med -mode none More Options Image: Comparison of tt Place Design (place_design) tcl.pre Select an option above to see a description of it	to	Lpre	
-verbose med -effort_level med -mode none More Options Power Opt Design (power_opt_design) Place Design (place_design) tcl.pre Select an option above to see a description of it	to	l.post	C:\build_scripts\TCL\opt_post_timing.tcl
-effort_level med -mode none More Options	-v	erbose	
-mode none More Options	-6	ffort_level	med
More Options Power Opt Design (power_opt_design) Place Design (place_design) tcl.pre Select an option above to see a description of it	-n	node	none
Power Opt Design (power_opt_design) Place Design (place_design) tcl.pre Select an option above to see a description of it	M	ore Options	
Image: Place Design (place_design) tcl.pre Select an option above to see a description of it	± Po	ower Opt Design (power_opt_o	lesign)
Select an option above to see a description of it	= Pl	ace Design (place_design)	
Select an option above to see a description of it	tc	l.pre	
	Sele	ct an option above to see a de	escription of it

opt_post_timing.tcl file:
report_timing_summary -file opt_timing.rpt



Batch

Build.tcl file:

link_design -name top -part xc7vx1140tflg1928-2 read_xdc top.xdc

opt_design report_timing_summary -file opt_timing.rpt write_checkpoint -force opt.dcp

place_design report_timing_summary -file place_timing.rpt write_checkpoint -force place.dcp

phys_opt_design report_timing_summary -file popt_timing.rpt write_checkpoint -force popt.dcp

route_design report_timing_summary –file routed_timing.rpt write_checkpoint –force routed.dcp



Report Clock Interaction after Baseline Stage 2





© Copyright 2016 Xilinx



Setting Input / Output Delays

Specify Realistic I/O delays: set_input_delay, set_output_delay

- Wrong delay value (e.g., <0 ns) can cause *invalid analysis*

Input/Output Delay constraint helpers

- Use the XDC template for constraining input and output interfaces

> Check Progress: check_timing, report_timing_summary, report_timing





Constraining Inputs

> Referenced to clock input

- Max for setup analysis
- Min for hold analysis



Source Device

set_input_delay -clock [get_clocks {Clk}] -min -add_delay 1.21 [get_ports {Din[*]}] set_input_delay -clock [get_clocks {Clk}] -max -add_delay 2.25 [get_ports {Din[*]}]

SILICA AVNET Метес

Page 38

© Copyright 2016 Xilinx

XILINX > ALL PROGRAMMABLE.

FPGA

Constraining Outputs

> Referenced to clock input

- Max for setup analysis
- Min for hold analysis



FPGA

tsu/th

D

set_output_delay -clock [get_clocks {Clk}] -min -add_delay -0.59 [get_ports {Dout[*]}]
set_output_delay -clock [get_clocks {Clk}] -max -add_delay 2.25 [get_ports {Dout[*]}]

© Copyright 2016 Xilinx

XILINX > ALL PROGRAMMABLE.

Receiving Device

tsu/th

D

(2/0.8ns)

(0.21 to 0.25ns)

trce dly

Dout

Using Vivado Language Templates **XDC** Template

Setting Setting Input / Output Delays can be tricky

Accessing templates in IDE

- Windows \rightarrow Language Templates

> SDR & DDR Templates

- Inputs and outputs
- Source / System synchronous
- Center / Edge aligned

Метес



3# Center-Aligned Positive Edge Source 5 set src_sync_cntr_pos_period "" 6 set src sync ontr dv before pos edge 0.000; 7 set src sync cntr dv after pos edge 0.000; 8set src_sync_cntr_pos_in_ports ""; 9set src_sync_cntr_pos_src_clk ''''; 10 set src_sync_cntr_pos_internal_clk ""; #clock used to drive the IO FF, required for Source Synchronous view 11 12# Pos Edge Interface Constraining from System View 13 set_input_delay -clock \$src_sync_cntr_pos_src_clk -max [expr \$src_sync_cntr_pos_period - \$src_sync_cntr_dv_before_pos_edge] [get_ports \$src_sync_cntr_pos_in_ports]; 14 set input delay -clock \$src sync cntr pos src clk -min \$src sync cntr dv after pos edge [get ports \$src sync cntr pos in ports]; XII INX > ALL PROGRAMMABLE.



Synthesize and Implement after setting Input / Output Delays

Re-synthesize and implement the design to enable the I/O constraints to alter the synthesis and implementation results found from Baseline Stage 2

 Note that if your additional timing constraints meet timing after reloading the netlist, you may not need to re-synthesize and re-implement

Analyze the design's performance against the performance baseline, you may find some intra-clock paths now fail





Timing Exceptions: Less is More!

- Goal to help timing closure
 - Adjust unrealistic timing requirements
 - Avoid higher implementation runtimes
 - Be aware of Exception Priority
- > Exceptions can HURT timing closure



> Exception Validation: report_exceptions, report_drc -ruledeck
timing_checks/methodology_checks



Multicycle Paths

> set_multicycle_path N implies a HOLD check at N-1

- E.g.: a multicycle_path of 10 implies a HOLD requirement of 9 cycles!
- > Whenever setup check is changed, hold check is also changed
- > Guidelines to avoid hurting runtime and SETUP
 - Add proper circuitry (e.g. clock enable logic)
 - Bring the HOLD requirement back to 0 (reduce by N-1) to avoid incorrect HOLD violations
 - Example: Same clock for both startpoint and endpoint, with a clock enable active every 3 cycles





Enabled Flops with Same Clock Signal

XDC Timing File with Timing Exceptions

> First, remove the set_clock_groups -asynchronous constraint

 This is not necessary any more since you want to now properly constraint your design's inter-clock paths

> Apply timing exceptions to the design (for example)

```
set_multicycle_path -from [get_cells \
{cmd_parse_i0/send_resp_data_reg[*]}] -to \
[get_cells {resp_gen_i0/to_bcd_i0/bcd_out_reg[*]}] 2
set multicycle path -hold -from [get cells \
{cmd_parse_i0/send_resp_data_reg[*]}] -to \
[get cells {resp gen i0/to bcd i0/bcd out reg[*]}] 1
set false path -from [get ports rst pin]
set max delay 5 -from $rx clk -to $tx clk
set_max_delay -from [get_cells \
clkx nsamp i0/meta harden bus new i0/signal meta reg] -to \ [get cells
clkx nsamp i0/meta harden bus new i0/signal dst reg]\ 2
set max delay -from [get cells \
clkx_pre_i0/meta_harden_bus_new_i0/signal_meta_reg] -to \ [get_cells
clkx pre i0/meta harden bus new i0/signal dst reg] 2
```



Synthesize and Implement after setting Timing Exceptions

- Re-synthesize and implement the design to enable the path-specific constraints to alter the synthesis and implementation results found after setting input/output constraints
 - Note that if your additional timing constraints meet timing after reloading the netlist, you may not need to re-synthesize and re-implement
 - This is **especially** true if you are only adding multi-cycle and false path constraints





Report Clock Interaction after adding Timing Exceptions

This is the final Clock Interaction report generated after it has been completely and properly constrained

- From this you can see that some of the paths between clocks do not have any paths-specific constraints (and logically no synchronization circuits)
 - This utility does not anticipate your design's needs; it only tries to help you evaluate your design





Page 45

© Copyright 2016 Xilinx



Timing Analysis, Reading Reports

> report_timing_summary - a complete view on the Design Timing

- Store results from various commands: check_timing, report_timing, ...

Design Timing Summary				
CSetup	Hold		Pulse Width	
Worst Negative Slack (WNS): -3.676	Worst Hold Slack (WHS):	0.030	Worst Pulse Width Slack (WPWS):	1.121
Total Negative Slack (TNS): -51162.519	Total Hold Slack (THS):	0.000	Total Pulse Width Negative Slack (TPWS):	0.000
Number of Failing Endpoints: 48102	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0

> report_timing - interactive STA

- Enables to focus on a specific design part
 - One clock domain
 - All paths between two registers
 - All paths going though a specific net



Use them for constraints tuning at each constraints definition step



Page 50

© Copyright 2016 Xilinx

XILINX > ALL PROGRAMMABLE.

Understanding Timing Reports - Summary

> Path Name

> Slack

> Source

> Destination

- > Path Type
- > Requirement
- > Data Path Delay
- > Logic Levels
- Clock Path Skew
- Clock Uncertainty

Summary	
Name	🕏 Path 7
Slack	6.533ns
Source	UART_RX_I/over_sample_cnt_reg[0]/C (rising edge-triggered cell FDSE clocked by clk_out1_cl
Destination	UART_RX_I/bit_cnt_reg[0]/R (rising edge-triggered cell FDRE clocked by clk_out1_clock {rise
Path Group	dk_out1_dock
Path Type	Setup (Max at Slow Process Corner)
Requirement	10.000ns (dk_out1_dock rise@10.000ns - dk_out1_dock rise@0.000ns)
Data Path Delay	2.920ns (logic 0.869ns (29.760%) route 2.051ns (70.240%))
Logic Levels	2 (LUT4=1 LUT5=1)
Clock Path Skew	<u>-0.040ns</u>
Clock Uncertainty	0.074ns





XILINX > ALL PROGRAMMABLE.

Understanding Timing Reports – Source Clock

> Delay from the Clk input to source Clock input

Source Clock Path

Delay Type	Incr (ns)	Path (ns)	Location	Netlist Resource(s)
(dock clk_out1_clock rise edge)	(r) 0.000	0.000		
	(r) 0.000	0.000	Site: E3	🕞 Clk
net (fo=0)	0.000	0.000		∠ Clk
			Site: E3	DIBUFG_I/I
IBUF (Prop_ibuf_I_O)	(r) 1.489	1.489	Site: E3	IBUFG_I/O
net (fo=3, unplaced)	0.800	2.289		CLOCK_TRUE_GEN.CLOCK_I/dk_in1
				CLOCK_TRUE_GEN.CLOCK_I/MMCM_ADV_I/CLKIN1
MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)	(r) -5.324	-3.035		CLOCK_TRUE_GEN.CLOCK_I/MMCM_ADV_I/CLKOUT0
net (fo=1, unplaced)	0.800	-2.235		CLOCK_TRUE_GEN.CLOCK_I/dk_out1_dock
				CLOCK_TRUE_GEN.CLOCK_I/CLKOUT1_BUFG_I/I
BUFG (Prop_bufg_I_O)	(r) 0.096	-2.139		CLOCK_TRUE_GEN.CLOCK_I/CLKOUT1_BUFG_I/O
net (fo=376, unplaced)	0.800	-1.339		✓ UART_RX_I/dk_out1
FDSE				UART_RX_I/over_sample_cnt_reg[0]/C







Understanding Timing Reports – Destination Clock

> Delay from the Clk input to destination Clock input

Destination Clock Path

Page 50

Delay Type	Incr (ns)	Path (ns)	Location	Netlist Resource(s)
(dock clk_out1_clock rise edge)	(r) 10.000	10.000		
	(r) 0.000	10.000	Site: E3	D Clk
net (fo=0)	0.000	10.000		
IBUF			Site: E3	IBUFG_I/I
IBUF (Prop_ibuf_I_O)	(r) 1.418	11.418	Site: E3	IBUFG_I/O
net (fo=3, unplaced)	0.760	12.178		CLOCK_TRUE_GEN.CLOCK_I/dk_in1
MMCME2_ADV				CLOCK_TRUE_GEN.CLOCK_I/MMCM_ADV_I/CLKIN1
MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)	(r) -5.699	6.479		CLOCK_TRUE_GEN.CLOCK_I/MMCM_ADV_I/CLKOUT0
net (fo=1, unplaced)	0.760	7.239		CLOCK_TRUE_GEN.CLOCK_I/dk_out1_dock
BUFG				CLOCK_TRUE_GEN.CLOCK_I/CLKOUT1_BUFG_I/I
BUFG (Prop_bufg_I_O)	(r) 0.091	7.330		CLOCK_TRUE_GEN.CLOCK_I/CLKOUT1_BUFG_I/O
net (fo=376, unplaced)	0.760	8.090		↗ UART_RX_I/dk_out1
FDRE				UART_RX_I/bit_cnt_reg[0]/C
clock pessimism	0.531	8.621		
clock uncertainty	-0.074	8.547		
EDRE (Setup_fdre_C_R)	-0.433	8.114		UART_RX_I/bit_cnt_reg[0]
Required Time		8.114		





© Copyright 2016 Xilinx

Understanding Timing Reports – Data Path

> Delay from source FF to destination FF input

Data Path

Delay Type	Incr (ns)	Path (ns)	Location	Netlist Resource(s)
EDSE (Prop_fdse_C_Q)	(f) 0.456	-0.883		UART_RX_I/over_sample_cnt_reg[0]/Q
net (fo=6, unplaced)	0.773	-0.110		UART_RX_I/over_sample_cnt_reg_n_0_[0]
				UART_RX_I/state[1]_i_2/I1
LUT4 (Prop_lut4_I1_O)	(r) 0.289	0.179		UART_RX_I/state[1]_i_2/O
net (fo=5, unplaced)	0.477	0.656		UART_RX_I/state[1]_i_2_n_0
				UART_RX_I/bit_cnt[3]_i_1/I0
LUT5 (Prop_lut5_I0_O)	(r) 0.124	0.780		UART_RX_I/bit_cnt[3]_i_1/O
net (fo=4, unplaced)	0.801	1.581		UART_RX_I/bit_cnt[3]_i_1_n_0
FDRE				UART_RX_I/bit_cnt_reg[0]/R
Arrival Time		1.581		







Understanding Timing Reports - Slack

- Clock path skew is the difference between source and destination clocks
- **>** Clock uncertainty reduces slack
- Arrival time is data path delay with respect to the Clk input
- Required time is the requirement clock delay, setup time and clock uncertainty
- **Slack is required time arrival time**





Agenda

>XILINX Overview

- -A Generation Ahead from 28nm to 16nm
- -Tools and Methodology

>UFDM Guidelines for easier Timing Closure

Setting Clean Timing Constraints for Predictable Static Timing Analysis

- -How to set "Clean" constraints?
- -Baselining a Design
- -Analyzing through the Design : report_timing_summary, report_clock_interaction, report_cdc...

Last Miles Strategy: Tips and Tricks

>What's next?





Timing Results Post Place Design

> Assuming clean timing before place design.

> Typical causes of large timing violations:

- High fanout nets
- Bad floorplan and/or bad IO placement
- Over utilization
- SLR crossings on SSI devices

> Can go to phys-opt even if timing is not clean

- Reasons for bad WNS can be fixed by phys_opt





Timing Results Post Phys Opt Design

> Assuming timing clean before phys-opt

> Typical causes of large timing violations:

- Phys-opt only works on top offenders
 - Try looping with various options
- High fanout nets driven from LUTs
- DONT_TOUCH attribute preventing optimizations
- Replace
- Retime push FFs in/out of BRAMs/SRLs

> Once timing is clean WNS better than -300ps

- Go to route_design





Timing Results Post Route Design

> Assuming timing clean timing before route

> Typical causes of large timing violations:

- Hold fixing -> run route_design with:
 - set_false_path –hold –from [all_registers]
 - Report timing actual vs estimated
- Congestion

> Tips

Page 59

- Overconstrain
- Incremental placement
- OOC for sub blocks





EXILINX > ALL PROGRAMMABLE.

Overconstraining

> Overconstraining works well in some cases

- When placer under-estimates routing delays

Correlation between routing estimates and actual routing are getting tighter in newer Vivado releases

- Post route: report timing with estimates and compare to actual

> What is a good candidate for overconstraining?

- Positive slack in placer, but fails by ~200-300ps in router
- Small negative slack in placer and router, i.e. ~200-300ps

> What to overconstrain?

- Placer and phys-opt
- Placer, phys_opt and router





Agenda

>XILINX Overview

- -A Generation Ahead from 28nm to 16nm
- -Tools and Methodology

>UFDM Guidelines for easier Timing Closure

Setting Clean Timing Constraints for Predictable Static Timing Analysis

- -How to set "Clean" constraints?
- -Baselining a Design
- -Analyzing through the Design : report_timing_summary, report_clock_interaction, report_cdc...

Last Miles Strategy: Tips and Tricks

>What's next?





What's Next?

- Documentation Navigator: Design Hub View
 - Applying Design Constraints
 - Timing Closure & Design Analysis

MVD Training (Ludovic Aubel)

- -ludovic.aubel@mvd-fpga.com
- Mobile: +33 (0)6 06 45 13 64





© Copyright 2016 Xilinx



Summary

- > UFDM → UG949
 - -Use HDL Coding Guidelines
 - -Avoid Reset whenever possible: Reset at startup by default!
- Use the Timing Constraints Wizard
 - -Timing Constraints Editor available too
- > Baseline the design first!
 - -report_clock_interaction → Clocks are related by default in XDC (unlike UCF)
 - -Start evaluate Constraints Post-Synthesis before running Implementation
- > Timing Exceptions: Less is more!

report_timing_summary – a complete view on the Design Timing





Thank You!



Revenue Breakdown – March 2016





EXILINX > ALL PROGRAMMABLE.

Labs 1 - 2

Lab 1: Open and Run synthesis on a project and Review timing summary

- Open Lab Project
 - Run Synthesis and Open Synthesized Design
- Run report_timing_summary
 - Gauge timing after synthesis

Lab 2: Post-Synthesis design analysis for identifying constraint issues (clocks)

- Run report_clock_networks
 - Identify Missing Clocks
- Create the missing clocks by using the XDC template
 - Examine if all clocks constrained correctly
- Run report_clocks in the TCL console
 - Open the ASCII report file to view the clocks in the design





Page 14

XILINX > ALL PROGRAMMABLE.

Using report_clock_networks

> Q. How do I know when I am done constraining clocks?







Page 67

© Copyright 2016 Xilinx

XILINX > ALL PROGRAMMABLE.

Using report_clocks

> Q. How do I make sure my clocks are correct?

A. When report_clocks shows period, waveform, and attribute for every clock in the design

* Report : Clo	ocks			
* Design : tog	>			
* Part : Dev	rice=7k70t,	Package=fbg676, Spe	ed=-2	
* Version : Viv	rado v2012.	3 (64-bit) Build 209	282 by xbuil	d on Thu Oct 18 20:50:53 MDT 2012
* Date : Thu	2 Dec 06 10	:10:19 2012		
		******		*******
Attributes				
P: Propagated	1			
G: Generated				
V: Virtual				
I: Inverted				
Clock	Period	Waveform	Attributes	Sources
sysClk	10.00000	{0.00000 5.00000}	P	{sysClk}
gt0_txusrclk_i	12.80000	(0.00000 6.40000)	P	{mgtEngine/ROCKETIO_WRAPPER_TILE_1/gt0_ROCKETIO_WRAPPER_TILE_1/gtxe2_1/TXOUTCLK}
gt2_txusrclk_i	12.80000	(0.00000 6.40000)	P	{mgtEngine/ROCKETIO_WRAPPER_TILE_i/gt2_ROCKETIO_WRAPPER_TILE_i/gtxe2_i/TXOUTCLK}
gt4_txusrclk_i	12.80000	{0.00000 6.40000}	₽	{mgtEngine/ROCKETIO_WRAPPER_TILE_1/gt4_ROCKETIO_WRAPPER_TILE_1/gtxe2_1/TXOUTCLK}
gt6_txusrclk_i	12.80000	(0.00000 6.40000)	2	<pre>{mgtEngine/ROCKETIO_WRAPPER_TILE_i/gt6_ROCKETIO_WRAPPER_TILE_i/gtxe2_i/TXOUTCLK)</pre>
clkfbout	10.00000	{0.00000 S.00000}	P,G	{clkgen/mmcm_adv_inst/CLKFBOUT}
cpuC1k	20.00000	(0.00000 10.00000)	P,G	{clkgen/mmcm_adv_inst/CLMOUT0}
wbClk	20.00000	(0.00000 10.00000)	P,G	{clkgen/mmcm_adv_inst/CLKOUT1}
usbC1k	10.00000	{0.00000 S.00000}	P,G	{clkgen/mmcm_adv_inst/CLKOUT2}
phyC1k0	10.00000	(0.00000 5.00000)	P,G	{clkgen/mmcm_adv_inst/CLKOUT3}
mb	10.00000	{0.00000 S.00000}	P,G	{clkgen/mmcm_adv_inst/CLMOUT4}
phyciel				



© Copyright 2016 Xilinx



Labs 3-4

> Lab 3: Running check_timing and report_clock_interaction

- Run check_timing and review results
 - What issues did you find in this design?
 - Review other areas where check_timing might be useful in your design
- Running report_clock_interaction
 - Analyze the report
 - · Identify the column where clock relationships are identified
 - Identify if the path requirements for Setup and Hold

> Lab 4: Constraining IOs

- Run check_timing in the TCL console
 - How many inputs are unconstrained
 - How many outputs are unconstrained
 - Use the XDC template to constrain the unconstrained IO ports





Clock Interactions

> Q. How do I know what clocks should be related?

- A. report_clock_interactions - sort by Common Primary Clock







Clock Interactions

> Q. How do I know if I have unrealistic path requirements?

- A. report_clock_interactions - sort by Path Req (WNS)







Lab 5-6

> Lab 5: Cross-Probing features in Vivado

- Schematics, RTL, Device Floorplan, etc.
- Run report_timing_summary

> Lab 6: Last Mile of timing closure

- Is timing closure achieved?
- Review timing results
 - Is the design fully constrained?
 - Are the timing constraints too pessimistic?
- Run report_drc
- Review all Critical Warning




Cross-Probing

> What is the short-cut key for opening the schematic?

– A. F4

Page 21





Performance Baselining

This is our most detailed description of performance baselining





© Copyright 2016 Xilinx

Summary

- > Fully integrated design suite increases efficiency
- > Creating and Validating Timing constraints are easy
 - Use XDC template for help in creating constraints
 - Use the Vivado Design Software's report commands to debug and fine tune constraints
- > Send any feedback to balacha@xilinx.com

Follow Xilinx on:



facebook.com/XilinxInc



twitter.com/#!/XilinxInc



youtube.com/XilinxInc



© Copyright 2016 Xilinx

Timing Results Post Place Design

- > Assuming clean timing before place design.
- > Typical causes of large timing violations:
 - High fanout nets
 - Bad floorplan and/or bad IO placement
 - Over utilization
 - SLR crossings on SSI devices
- > Can go to phys-opt even if timing is not clean
 - IFF reasons for bad WNS can be fixed by phys_opt
 - IFF there are not too many issues





Page 76

Timing Results Post Phys Opt Design

- >Assuming timing clean before phys-opt
- > Typical causes of large timing violations:
 - Phys-opt only works on top offenders
 - Try looping with various options
 - High fanout nets driven from LUTs
 - DONT_TOUCH attribute preventing optimizations
 - Replace
 - Retime push FFs in/out of BRAMs/SRLs

> Once timing is clean WNS better than -300ps

- Go to route_design



Page 77

Timing Results Post Route Design

- > Assuming timing clean timing before route
- > Typical causes of large timing violations:
 - Hold fixing -> run route_design with:
 - set_false_path -hold -from [all_registers]
 - Report timing actual vs estimated
 - Congestion

> Tips

- Overconstrain
- Incremental placement
- OOC for sub blocks





High Fanout Nets Driven by LUTs

- Recommended to drive high fanout nets from a synchronous start point
- Identify high fanout nets driven by LUTs report_high_fanout_nets – load_types –max_nets 100
 - 2012.4 requires <u>placed</u> design
 - 2013.1 hope to be able to do this before placement



l Cons	sole															- 0
	Device	: xc7k	0tfbg676	-2												
-																
	Fanout	Driver T	npe Clo	ck Enable		5	et/Reset			Data & Other			Clock			Net Name
			 Sli	ce IO	BRAM/	DSP/OTHER S	lice IO	BRAM	/DSP/OTHER	Slice I	D B	RAM/DSP/OTHER	Slice	IO	BRAM/DSP/OTHER	
1	1021	B FDCE	1	0	0	0	10157	0	56	0	0	0	I	0	0 () rectify reset
1	103	I LUT2	1	0	0	0	0	0	0	1037	0	0	l .	0	0 0) cpuEngine/or1200_cpu/or1200_rf/rf_a/n_12332_mem_reg[1023]_i
	102	RAMB36E1	1	0	0	0	0	0	0	1027	0	0	1	0	0 0) usbEngine0/usb_dma_wb_in/buffer_fifo/fifo_out[3]
	102	RAMB36E1	1	0	0	0	0	0	0	1027	0	0	I	0	0 0) usbEngine1/usb_dma_wb_in/buffer_fifo/fifo_out[3]
	1020	RAMB36E1	1	0	0	0	0	0	0	1020	0	0	I	0	0 0) usbEngine0/usb_dma_wb_in/buffer_fifo/fifo_out[2]
	1020	RAMB36E1	1	0	0	0	0	0	0	1020	0	0	1	0	0 0) usbEngine1/usb_dma_wb_in/buffer_fifo/fifo_out[2]
	560) FDCE	1	0	0	0	0	0	0	560	0	0	1	0	0 0) usbEngine0/u1/u3/buf0_rl
	560) FDCE	1	0	0	0	0	0	0	560	0	0 1	1	0	0 0) usbEngine1/u1/u3/buf0 rl



© Copyright 2016 Xilinx



High Fanout Nets Driven by LUTs

> Upon identifying a group of high fanout nets driven by LUTs, use report_timing –through to evaluate timing

Tcl Console

set high_fanout_nets [get_nets [list cpuEngine/or1200_cpu/or1200_rf/rf_a/n_12332_mem_reg[1023]_i_2 cpuEngine/or1200_du/tbia_ram/ADDRA[1]]]

report_timing -max paths 10 -through \$high_fanout_nets -name test

Timing - Report Timing - test								
	 Timing Checks - Setup 							
General Information	Name	Slack From	То	Total Delay	Logic Delay	Net %	Stages Source Clock	Destination Clock
E-Timing Checks (10)	Constrained (10))						
	😝 📑 Path 1	1.742 usbEngine1/u4/inta_reg/	C cpuEngine/or1200_cpu/or1200_rf/rf_a/mem_reg[630]/D	7.780	0.710	90.9	12 usbClk	cpuClk
	🖦 📝 Path 2	1.749 usbEngine1/u4/inta_reg/	C cpuEngine/or1200_cpu/or1200_rf/rf_a/mem_reg[1014]/D	7.772	0.709	90.9	12 usbClk	cpuClk
	: 📑 🚽 🖓 Path 3	1.752 usbEngine1/u4/inta_reg/	C cpuEngine/or1200_cpu/or1200_rf/rf_a/mem_reg[86]/D	7.771	0.741	90.5	12 usbClk	cpuClk
	🛛 🏹 Path 4	1.764 usbEngine1/u4/inta_reg/	C cpuEngine/or1200_cpu/or1200_rf/rf_a/mem_reg[144]/D	7.758	0.741	90.4	12 usbClk	cpuClk
	🗙 📝 Path 5	1.786 usbEngine1/u4/inta_reg/	C cpuEngine/or1200_cpu/or1200_rf/rf_a/mem_reg[631]/D	7.736	0.742	90.4	12 usbClk	cpuClk
	Path 6	1.790 usbEngine1/u4/inta_reg/	C cpuEngine/or1200_cpu/or1200_rf/rf_a/mem_reg[342]/D	7.733	0.741	90.4	12 usbClk	cpuClk
	🖓 🚽 🖓 Path 7	1.808 usbEngine1/u4/inta_reg/	C cpuEngine/or1200_cpu/or1200_rf/rf_a/mem_reg[146]/D	7.713	0.711	90.8	12 usbClk	cpuClk
	🔷 🚽 🔁 Path 8	1.826 usbEngine1/u4/inta_reg/	C cpuEngine/or1200_cpu/or1200_rf/rf_a/mem_reg[1015]/D	7.696	0.741	90.4	12 usbClk	cpuClk
	🚽 🔂 Path 9	1.830 usbEngine1/u4/inta_reg/	C cpuEngine/or1200_cpu/or1200_rf/rf_a/mem_reg[78]/D	7.695	0.741	90.4	12 usbClk	cpuClk
		1.833 usbEngine1/u4/inta_reg/	'C cpuEngine/or1200_cpu/or1200_rf/rf_a/mem_reg[150]/D	7.691	0.709	90.8	12 usbClk	cpuClk

© Copyright 2016 Xilinx



Long Logic Paths

- Identifying long logic paths is useful to diagnose where difficult QoR challenges exist
- Identifying longest logic paths measured by logic levels is helpful, but doesn't always tell the full story

© Copyright 2016 Xilinx

Identifying longest paths measured by I without routing

set_delay_model -interconnect none
report_timing_summary -max_paths 10

Result	ts name: timing 1		
	Options Advanced	Timer Settings	
Int Sp	terconnect: none beed <u>G</u> rade: estimate none Multi-Corner Configur	a la	
	Corner name	Delay type	
	Slow	min_max 💌	
	Fast	min_max 👻	
Com	mand: report_timin	_summary -delay_type max -report_unconstra	ained -check_timing_verbose -m; 🖗
v 0	pen in a new ta <u>b</u>		



Long Logic Paths

- > Negative slack in timing report with no routing means timing closure not achievable
- > Of larger importance is the nature of the timing paths in each clock domain

Most frequent offenders

- Paths sourced by unregistered BRAMs
- Paths sourced by SRL
- Paths containing unregistered, cascaded DSF blocks
- Paths with large number of logic levels



Timing - Timing Summary - timing_1

	< \ \set \overline \set \overline	4	In	tra-Clock Pat	hs - phyClk	0 - Setu	р
	General Information		0	Name	Stages	Flack	From
	Design Timing Summary		X	📝 Path 61	14	8.798	usbEngine
	Clock Summary (12)		×	🦻 Path 62	13	8.851	usbEngine
	Check Timing (128)		⊳ ∎	📌 Path 63	14	8.853	usbEngine
	⊡ Intra-Clock Paths			🦻 Path 64	14	8,853	usbEngine
	gt0_txusrclk_i			📌 Path 65	5	8 862	usbEngine
	Setup 11.870 ns (10)			🦻 Path 66	6	8,864	usbEngine
	Pulse Width 6.167 ns (30)			🥐 Path 67	13	8.869	usbEngine
	⊞-gt2_txusrclk_i			🦻 Path 68	5	B.877	usbEngine
	i gt4_txusrclk_i			🦻 Path 69	6	8.878	usbEngine
2	i gt6_txusrclk_i			🦻 Path 70	5	8.880	usbEngine
	⊞ sysClk						
	⊞ clkfbout	8					
	i i i cpuClk	1					
	Setup 12.610 ns (10)	1					
	Pulse Width 9.729 ns (31)						
	⊞-fftClk						
	phyClk0						
	Setup 8.798 ns (10)						
	Pulse Width 4.730 ns (31)						
	phyClk1						
	usbClk						
	Han Groups						
	User Ignored Paths						
_	I the Unconstrained Paths						



The Best Kept Secret To Acquire (almost) Free Timing Margin

- > Many Xilinx customers do not pay close attention to jitter when setting up their clocks
- > Unintended consequence is that they are leaving timing margin on the table in the form of higher than necessary clock uncertainty
- Clock uncertainty = ((TSJ² + DJ²)¹/2)/2 + PE



The Best Kept Secret To Acquire (almost) Free Timing Margin

- > Observation: Running VCO as fast as possible often reduces calculated clock uncertainty in order to buy small amount of margin across thousands of paths at the expense of slightly higher power
- > Recommendataion: Try different options with clock wizard to emulate customer MMCM/PLL configuration to identify best

peak-to-peak jitter pe

	Ĩ						
IP Symbol Resource	Component Name	lk_wiz_1					
Show disabled ports	Clocking Opti	ons Output Clocks MMCM S	ettings Port Renam	ing Summary			
(6, 10-54) - 10-55 (5-10) - 10-5	Primitive MMCME2	ADV 💿 PLLEZ ADV					
and (Bal) - Lan - Lan - Cold - Col	Clocking Feature	25	Jitter O	Jitter Optimization			
	Frequency: Frequency: Opnamic Ph Safe Clock	Frequency Synthesis Spread Spectrum Phase Alignment Minimize Power Dynamic Phase Shift Dynamic Reconfiguration Safe Clock Startup		Balanced Maximize Output Jitter Maximize Input Jitter filtering		s option can save 10-50 ps on every path clocked by the CM/PLL. The default option is "Balanced"	
the matter is the second -	Input Clock Infor	mation	C 10				
- de parte de parte	Input Clock	k Input Frequency(MHz)	10.000 - 022.000	Ditter Options	Input Jitter	Source	
- 3, 034,0 6, 035,0 6, 045,0 6, 045,0 6, 044	Secondary	100.000	41.667 - 246.000		0.010	Single ended clock capable pin	
- 55, 2016, 24 - 55, 2016, 25 - 55, 2017, 25 - 55, 2017, 25 - 55, 2017, 25 - 55, 2017, 25 - 55, 2017 - 55, 2017 - 55, 201 -							



© Copyright 2016 Xilinx

The Best Kept Secret To Acquire (almost) Free Timing Margin

> Two real examples & demo

MMCM/PLL	Jitter Opt	VCO (MHz)	Clkout3 Pk-to-pk jitter (ps)	Uncertainty based on 71 ps system jitter (ps)	Saved 16 ps
ММСМ	Balanced	1000	113	67	per path over
MMCM	Min Out Jitter	1400	90	57	thousands of
PLL	Min Out Jitter	1800	72	51 🔭	paths!!

MMCM/PLL	Jitter Opt	VCO (MHz)	Clkout3 Pk-to-pk jitter (ps)	Uncertainty based on 71 ps system jitter (ps)	Saved 87 ps
ММСМ	Balanced	1000	356	182	per path on
ММСМ	Min Out Jitter	1250	226	118	thousands of
PLL	Min Out Jitter	1500	178	95 📩	paths!!



> Input clock

– 100 MHz

> Output clocks

- 85 MHz
- 340 MHz

> Jitter

- 85 MHz (242 ps)
- 340 MHz (200 ps)

Component Name clk_wiz_0				
Clocking Options Output Clocks MMCM Setting	s Port Renaming S	Summary		
Primi Clocking Options				
Clocking Features	Jitter Optim	ization		
Frequency Synthesis Spread Spectrum Phase Alignment Minimize Power Dynamic Phase Shift Dynamic Reconfigura Safe Clock Startup	 Balan Minir Maxin 	ced ize Output Jitter nize Input Jitter filteri	ng	
Input Clock Input Frequency(MHz)		litter Options	Input litter	Source
Primary 100.000	10.000 - 933.000	UI -	0.010 🛞	Single ended clock capable pin 🔻
Secondary 100.000	41.667 - 240.000		0.010	Single ended clock capable pin $igstar{}$
	1		I	

2	Clocking Options	• Output Clocks	MCM Settings Port Re	naming Summary					
	Output Freq (MHz) Phase (degrees)								
	Output Clock	Requested	Actual	Requested	Actual				
	clk_out1	85 🛛 🔊	85.000	0.000 💿	0.000				
	<pre>clk_out2</pre>	340 🙁	340.000	0.000 🙁	0.000				
	clk_out3	100.000	N/A	0.000	N/A				

Output Clock VCO Freq = 1020.0	000 MHz					
Output Clock	Port Name	Output Freq (MHz)	Phase (degrees)	Duty Cycle (%)	Pk-to-Pk Jitter (ps)	Phase Error (ps)
clk_out1	clk_out1	85.000	0.000	50.0	242.325	300.046
clk_out2	clk_out2	340.000	0.000	50.0	200.090	300.046



© Copyright 2016 Xilinx



> Change Jitter Opt

- Minimize Output Jitter

> Swap output clocks

 Faster clock on clk_out1 (CLKOUT0 of MMCM) allows for use of fractional divider which results in higher VCO

> Jitter

- 85 MHz (113 ps)
- 340 MHz (88 ps)

Clocking Options	Output Clocks	MMCM Settings	Port Renaming	Summary		
Primitive						
Clocking Features	O FLLEZ ADV		Jitter Optir	nization		
Frequency Synth	hesis 🔲 Sprea	ad Spectrum	Bala	nced		
V Phase Alignmen	t 📃 Minin	nize Power	Mini	mize Output Jitter	\geq	
Dynamic Phase	Shift 📃 Dynai	mic Reconfiguration	on Max	imize Input Jitter filt	ering	
Dynamic Phase	Shift 🔲 Dynai tup	mic Reconfiguratio	on Max	imize input Jitter filt	ering	
Dynamic Phase Safe Clock Start roput Clock Informatic	Shift 🔲 Dynai tup on	mic Reconfiguratio	on Max	imize Input Jitter filt	ering	
Dynamic Phase Safe Clock Start nput Clock Informatic	Shift 🔲 Dynai tup on Input Freque	mic Reconfiguratio		Jitter Options	Input Jitter	Source
Dynamic Phase Safe Clock Start nput Clock Informatic Input Clock Primary	Shift Dynai tup on Input Freque 100.000	mic Reconfiguration	0.000 - 933.000	Jitter Options	Input Jitter v 0.010	Source

Clocking Options Output Clocks MMCM Settings Port Renaming Summary The phase is calculated relative to the active input clock.									
Output Clock	Output Freq (MHz)		Phase (degrees)						
	Requested	Actual	Requested	Actual					
clk_out1	340	340.000	0.000 💿	0.000					
✓ clk_out2	85 🛛 🕄	85.000	0.000 💿	0.000					
clk_out3	100.000	N/A	0.000	N/A					

Output Clock VCO Free 1275.000 MHz								
Output Clock	Port Name	Output Freq (MHz)	Phase (degrees)	Duty Cycle (%)	1	Pk-to-Pk Jitter (ps)	Phase Error (ps)	
clk_out1	clk_out1	340.000	0.000	50.0		88.242	83.270	
clk_out2	clk_out2	85.000	0.000	50.0		113.465	83.270	





> Change Primitive

- Use PLL
- **>** Same output clocks

ompor	nent Name clk_wiz	_0										
C	ocking Options	Output Clocks PLLE2 Settings	Port Renaming Su	immary								
Prim	MMCME2 AD	PLLE2 ADV										
Cloc	Clocking Features											
V	Frequency Synthe	sis	Balanced	© Balanced								
~	Phase Alignment	Minimize Power	Minimize O	utput Jitter								
	Dynamic Reconfig	uration	Maximize I	nput Jitter filtering								
	Safe Clock Startu	p										
Inpu	ut Clock Information	I										
	Input Clock	Input Frequency(MHz)		Jitter Options	Input Jitter	Source						
	Primary	100.000	19.000 - 933.000	UI 👻	0.010 🛛 🕄	Single ended clock capable pin 💌						
	Secondary	100.000	42.872 - 233.250		0.010	Single ended clock capable pin 🔻						
	1			1								

> Jitter

- 85 MHz (87 ps)
- 340 MHz (69 ps)

Clocking Options Output Clocks MMCM Settings Port Renaming Summary

The phase is calculated relative to the active input clock.

Output Clock	Output Freq (MHz)		Phase (degrees)			
оптрит сюск	Requested	Actual	Requested	Actual		
clk_out1	340 🙁	340.000	0.000 🛞	0.000		
<pre>clk_out2</pre>	85 🛞	85.000	0.000 🛞	0.000		
clk_out3	100.000	N/A	0.000	N/A		

Output Clock VCO Freq = 1700.	000 MHz				/		
Output Clock	Port Name	Output Freq (MHz)	Phase (degrees)	Duty Cycle (%)		Pk-to-Pk Jitter (ps)	Phase Error (ps)
clk_out1	clk_out1	340.000	0.000	50.0		69.055	82.376
clk_out2	clk_out2	85.000	0.000	50.0	1	87.746	82.376





Agenda

> New Tricks with the IDE

> The Best Kept Secret to (almost) Free Timing Margin

> Sweeping Vivado Directives with Tcl



© Copyright 2016 Xilinx



ISE Tools That Were Tough To Let Go

SmartXplorer

 Ability to run multiple implementation runs with different tool options on a number of different hosts

> Cost Tables

 Ability to slightly perturb initial random placement to "hopefully" produce a different "slightly better" timing result





Vivado Tool For Running Multiple Builds

> Directive: for non-project mode

- "directs" the behavior of a command to choose a set of algorithms
- Building blocks for strategies
- > Uses different algorithms
 - Not random seeds like ISE cost tables
 - More consistent behavior
- But.....many people still ask for Smartxplorer & Seeds







© Copyright 2016 Xilinx

Directive Sweeping with Vivado

> Goal: choose the optimal directive for each implementation step

"Directive Sweeping"

- Tcl script opens command shells, creates directories and launches tool for each implementation step
- Each implementation step uses a unique implementation directive, while keeping the rest of the design constant.
- After each implementation step, compare timing results of the attempts and choose the best candidate(s) to carry forward to next implementation step
 - Look for results that are head-and-shoulders above the rest





Directive Sweeping with Vivado

- Baseline the design first to ensure timing constraints are reasonable
- Baseline the design first to ensure timing constraints are reasonable (Yes – this is here on purpose)
- Start point is a linked design or optimized design checkpoint with full timing constraints and no floorplan
- For effective time use, launch all attempts for each implementation step in parallel
 - Requires heavy compute resources

		WNS	TNS	Number of Failing Endpoints	WHS	THS	Number Failing Endpoint
Synth	1						
2.	Open ti below.	he post-synthes	sis report_timir	g_summary text re	port and copy t	he no_clock sec	ction of check_
	Numbe	r of missing cl	ock requiremen	nts in my design:			
3.	Run rei	nort clock net	works.				
5.		enoek_het					
	Numbe	r of unconstrai	ned clocks in r	ny design:	_		
4.	Run rep	port_clock_inte	eraction -delay	_type min_max. S	ort results by V	VNS path requir	ement.
					,		
	Smalle	st WNS path re	equirement in r	ny design:			
5.	Sort res	sults of report_ sis.	clock_interacti	on by WHS to see i	f there are larg	e hold violation	as (> 500 ps) a
	Largest	negative WH	S in my design	:			
6.	Sort res unsafe	sults of report_ below:	clock_interacti	on by Inter-Clock (Constraints and	list ALL clock	pairs that sho
7.	Upon c	pening the syn	thesized design	n, how many CRITI	TCAL_WAR	VINGS exist?	
					. –		
	Numbe	r of synthesize	d design CRIT	ICAL WARNINGS		_	
8.	What t	ypes of CRITIC	CAL WARNIN	GS exist? Cut/pas	e examples of	each type belov	v.
9.	Run rej	port_high_fanc	out_nets -load_	types -max_nets 2:	5		
	Numb	r of high form	t note NOT 4-	van hy EE:			
	inumbe	a or nigh tanot	it nets NOT dri	ven by FF:			
	Numbe	r of loads on h	ighest fanout n	et NOT driven by F	F:	-	
10	Implen	nent design R	un report timir	ng summary after e	ach sten and fi	ll out table belo	w.
10.	Impien						
		WNS	TNS	Number of Failing Endpoints	WHS	THS	Number Failing Endpoin
		4	_	Enupoints			Enapoin



Directive Sweeping Flowchart





© Copyright 2016 Xilinx



DesignTimingSummaries.csv

Route	Phys_opt	Place	WNS(ns)	TNS(ns)	TNS Failing	TNS Total	WHS(ns)	THS(ns)	THS Failing	THS Total	WPWS(ns)	TPWS(ns)	TPWS Faili	TPWS Tota	File na	me
AdvancedSkewModeling	Explore	ExtraNetDelay_low	-0.144	-1.278	18	356	0.096	0	0	356	2.1	0	0	850	route_	_Ad
AdvancedSkewModeling	Explore	SpreadLogic_low	-0.113	-0.507	11	356	0.111	0	0	356	2.1	0	0	850	route_	_Ad
Default	Explore	ExtraNetDelay_low	-0.144	-0.47	9	356	0.096	0	0	356	2.1	0	0	850	route_	_De
Default	Explore	SpreadLogic_low	-0.125	-1.384	24	356	0.111	0	0	356	2.1	0	0	850	route_	_De
Explore	Explore	ExtraNetDelay_low	-0.144	-0.657	10	356	0.096	0	0	356	2.1	0	0	850	route_	_Ex
Explore	Explore	SpreadLogic_low	-0.126	-1.39	24	356	0.111	0	0	356	2.1	0	0	850	route_	_Exi
HigherDelayCost	Explore	ExtraNetDelay_low	-0.191	-0.622	9	356	0.11	0	0	356	2.1	0	0	850	route_	_Hi
HigherDelayCost	Explore	SpreadLogic_low	-0.101	-0.667	15	356	0.111	0	0	356	2.1	0	0	850	route_	_Hi
MoreGlobalIterations	Explore	ExtraNetDelay_low	-0.144	-0.435	7	356	0.096	0	0	356	2.1	0	0	850	route_	_Mc
MoreGlobalIterations	Explore	SpreadLogic_low	-0.136	-1.457	24	356	0.111	0	0	356	2.1	0	0	850	route_	_Mc
NoTimingRelaxation	Explore	ExtraNetDelay_low	-0.144	-0.47	9	356	0.096	0	0	356	2.1	0	0	850	route_	_No
NoTimingRelaxation	Explore	SpreadLogic_low	-0.125	-1.384	24	356	0.111	0	0	356	2.1	0	0	850	route_	_No
Quick	Explore	ExtraNetDelay_low	-1.899	-108.065	125	356	-0.259	-9.083	60	356	2.1	0	0	850	route_	_Qu
Quick	Explore	SpreadLogic_low	-2.01	-92.67	88	356	-0.249	-8.126	54	356	2.1	0	0	850	route_	_Qu
RuntimeOptimized	Explore	ExtraNetDelay_low	-0.284	-1.987	26	356	0.096	0	0	356	2.1	0	0	850	route_	_Ru
RuntimeOptimized	Explore	SpreadLogic_low	-0.168	-1.512	29	356	0.111	0	0	356	2.1	0	0	850	route_	_Ru





> Sweep Directives Demo

- Very simple demo (7 files)
- Easy to demo for customers
- Laptop
- Linux
- Linux with remote hosts (using ssh)



Directory Structure

- place (C:\projects\sweep_directives) (3)
 - getimsum.tcl
 - sweep_placement_directives.tcl
- 🝌 top_opt.dcp
- physopt (C:\projects\sweep_directives) (2)
 - getimsum.tcl
 - sweep_physopt_directives.tcl
- route (C:\projects\sweep_directives) (2)
 - getimsum.tcl
 - sweep_route_directives.tcl





Directive Sweeping Results for a Real Design

- > Design Type: Comms
- **>** Significant IP: 10G XFI x2, RLDRAM I/F
- > Part: xc7v2000t-2L
- > Utilization:
 - Slice: 56%
 - FF: 23%
 - BRAM: 52%
- Clock Frequencies: 200 MHz core, 300+ GT (multiple), 500 MHz RDLRAM, 100 MHz uP





Directive Sweeping Results for a Real Design

- > Create an optimized checkpoint (opt_design) that does _not_ contain a floorplan
- > Tcl script opens command terminals to implement design
- > Tcl script creates directories that match directive names
- > Tcl script runs variation of the script below in each Vivado shell:
 - set place_directive <directive_name>
 - read_checkpoint <opt_checkpoint>.dcp
 - place_design -directive \$place_directive
 - report_timing_summary -file \$place_directive.tmg.rpt
 - write_checkpoint \$place_directive.dcp
 - #exit





Directive Sweeping Results for a Real Design

> Created set of composite timing results with tcl script

> Hold time is not considered

as long as post-place WHS < ~500ps





Directive Sweeping --- Place_design Results

Place_design Directive	WNS	TNS	Total Err
Explore	-1.750	-1706.488	974
WLDrivenBlockPlacement	-1.951	-1492.123	764
LateBlockPlacement	-1.614	-877.359	548
ExtraNetDelay_high	-0.836	-29.283	35
ExtraNetDelay_medium	-1.099	-48.552	44
ExtraNetDelay_low	-1.341	-268.127	206
SpreadLogic_high	-1.614	-954.618	591
SpreadLogic_medium	-1.614	-954.618	591
SpreadLogic_low	-1.750	-1706.488	974
ExtraPostPlacementOpt	-1.750	-1706.488	974
SSI_ExtraTimingOpt	-1.152	-283.900	246
SSI_SpreadSLLs	-2.107	-1056.771	501
SSI_BalanceSLLs	-2.005	-1108.340	552
SSI_BalanceSLRs	-0.886	-29.709	33
SSI_HighUtilSLRs	-2.450	-2367.354	966



Directive Sweeping – Phys_opt Results (1)

- The SSI_BalanceSLRs and ExtraNetDelay_high had similar results, and were clearly better than the other attempts
- > These two DCPs were chosen for Exploration in phys_opt_design

Phys_opt_design Directive	WNS	TNS	Total Err
Explore	-0.409	-3.345	8
AggressiveExplore	-0.409	-2.103	5
AlternateReplication	-0.629	-17.727	28
AggressiveFanoutOpt	-0.629	-10.584	16
AlternateDelayModeling	-0.676	-18.165	26
AddRetime	-0.629	-17.231	27

Placement = SSI_BalanceSLRs



Directive Sweeping – Phys_opt Results (2)

- The ExtraNetDelay_high and SSI_BalanceSLRs had similar results, and were clearly better than the other attempts
- > These two DCPs were chosen for Exploration in phys_opt_design

Phys_opt_design Directive	WNS	TNS	Total Err
Explore	-0.014	-0.025	2
AggressiveExplore	0.046	0.000	0
AlternateReplication	-0.558	-19.343	35
AggressiveFanoutOpt	-0.558	-15.993	28
AlternateDelayModeling	-0.628	-19.971	32
AddRetime	-0.558	-19.343	34

Placement = ExtraNetDelay_high Placement



Directive Sweeping -- Route_design Results

- > Phys_opt_design directive AggressiveExplore on placed DCP ExtraNetDelay_high provided the best result
- > This DCP was selected to run in route_design

Placement = ExtraNetDelay_high Placement, Phys_opt = AggressiveExplore

Route_design Directive	WNS	TNS	Total Err	
Explore	0.000	0.000	0	Done!
NoTimingRelaxation	N/A	N/A	N/A	
MoreGlobalIterations	N/A	N/A	N/A	
HigherDelayCost	N/A	N/A	N/A	
AdvancedSkewModeling	N/A	N/A	N/A	
RuntimeOptimized	N/A	N/A	N/A	



Closing Timing after Directive Sweeping

- Create pblocks by "Reverse Engineering" the floorplan from the final route. See if this improves run time.
- > Incremental design flow to retain placement results





Conclusion

- > Directive Sweeping can rapidly unearth the optimal implementation options
- A complex design can achieve timing closure without a floorplan, as was demonstrated here
- A good practice is to apply optimal implementation directives before applying any floorplanning constraints
- Looking at WNS in a vacuum is not enough need to consider WNS ALONG with TNS and total number of errors
- If total number of errors < 100 at any step, review those errors to see if they can be easily resolved by design change, constraint change or floorplan
- If TNS is better than -30ns, you can proceed to the next step even if the WNS is worse than -300ps



Implementation Analysis and Reporting

report_clock_utilization overhaul

- -New structure and data for UltraScale and UltraScale+
- Includes related clock object and constraint info
- -Text-based maps of utilization by clock region

report_design_analysis improvements

- -Compare estimated without unrouting or loading placement
 - -routed_vs_estimated
- -Get the timing paths from logic levels distribution table:
 - -logic_levels, -end_point_clock, -return_timing_paths
- Netlist Rent of a placed region
 - -bounding_boxes
- -Average Initial Router congestion
 - Congestion router sees at outset
 - Identifies real problem areas to analyze against the placement





VU095 Example: Total Global Clocks in each Clock Region

Rent of placed

