

micro and nanoelectronics
microsystems
ambient intelligence
image chain
biology and health




Post Processing & Packaging

Manuel FENDLER

leti



cea



Plan

- 1- Identification des systèmes d'assemblage**
- 2- Caractéristiques des systèmes d'assemblage (SOC, MCM, SIP, SOP)**
- 3- Filières d'intégration 3D (chip / package) stacking**
- 4- Technologies non TSV (câblage filaire, flip chip)**
- 5- Technologies TSV (Through Silicon Via)**
- 6- Wafer Level Packaging (WLP)**

Miniaturisation des systèmes




Source ITRS'07


© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Technologie des systèmes


SOC
Complete system
on one chip



MCM
Interconnected
components



SIP
Stacked chip/package



SOP

- Optimizes functions between ICs and package
- Miniaturizes systems




Best of Both IC & Package

Source Georgia Tech

© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.


Comparaison des technologies



R.Tummala [1]

© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Comparaison des technologies



ITRS'05

© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Comparaison des technologies


Item	SiP	SOC
Technology Limiters	<ul style="list-style-type: none"> • KGD : Wafer (level) burn-in • Interconnect Process • PCB technology • Pad redistribution 	<ul style="list-style-type: none"> • Analog + Digital Process • Different Voltage • Low Wafer Yield • High pad count interconnection
Delivery	<ul style="list-style-type: none"> • Shorter term delivery • Fast market driven 	<ul style="list-style-type: none"> • Longer term delivery • Volume market driven
Performance (Power Consumption, EMI, Max frequency)	<ul style="list-style-type: none"> • Inferior to SOC in general • In the case of super-connect, superior to SOC 	<ul style="list-style-type: none"> • Superior to SiP in general • In case of parallel layout, inferior to SiP
Cost	<ul style="list-style-type: none"> • Lower Fab (mask) cost • Lower revision cost • Lower EDS load 	<ul style="list-style-type: none"> • Higher Fab (mask) cost • Higher revision cost • Higher EDS load

Samsung / JISSO'05


© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Manuel FENDLER


Approches SiP



Empiler pour être plus fin



S.Savastiouk [2]






ITRS'06

© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.




Comportement du silicium aminci



© CEA 2009. All rights reserved
 Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Procédé DBG: Dicing Before Grinding





Source Disco HiTec

© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Manuel FENDLER

Procédé Taiko



Source Disco HiTec

© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Manuel FENDLER

Procédé Taiko




Source Disco HiTec


© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein
is prohibited without the prior written consent of CEA.

Manuel FENDLER



Approches SiP




Configurations câblées




Pyramid and overhang stacking (Amkor [3])



ChiPac (4+1)





20 x 25 µm thick (Hynix)





© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Configurations câblées





Top logic die + 2 memory dies (Intel [4])

Configurations flip chip





Flip Chip [30] & Wire bonding stacking [5]




COC chip on chip (30 μm pitch) [6]


Interconnexions latérales



Flash Memory Chip stacking by side metallization [7-8]




**Wire On Bumps (WOB) Bumps On Flex (BOF)
Side terminations [9]**



**Chip stacking with conductive polymer
Side terminations [10]**

© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein
is prohibited without the prior written consent of CEA.


Composants enterrés (embedded)




High capacity memory applications [11]

© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Composants empilés (TAB)




Stacked TAB on PCB






Stacked TAB on Lead Frame

Approches SiP





Package On Package PoP - SiP




Four chip PoP on a mobile handset [12]

Package In Package PiP - SiP





Stacked memory package (top) and ASIC package (bottom) [13]

Folded Sheet Chip Scale Package (FSCSP)




Tessera [14]



NEC [15]

© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

SiP Non-TSV Comparaison




ETCT Yano et al [16]

	Chip stacking	Package stacking
Pros	<ul style="list-style-type: none"> • Low package profile available with advanced wafer thinning technology. • Existing SMT line infrastructure available • Cost reduction by minimum substrate consumption 	<ul style="list-style-type: none"> • Testability at individual package level for KGD • Greatly increased package stacking yield • Flexible selection of chips to be stacked
Cons	<ul style="list-style-type: none"> • KGD required for high product yield • Single sources product • New development needed to change stacked device 	<ul style="list-style-type: none"> • Higher package profile • Lack in infrastructures for package stacking


© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

SiP Non-TSV : du fil et des billes...

Size Reduction



Number of I/O's




Flip Chip

- Size reduced
- Higher integration
- Shorter connection length
- Smaller pitch
- Self alignment
- Collective process
- Efficient heat dissipation


Wire Bonding

- Industrially proven
- Moderate cost
- Reliability
- Compatibility (housings, connectors)
- Standard metallurgy (no post process)


SiP Non-TSV : câblage filaire...



Fine pitch



Fine pitch



5 tier

SiP Non-TSV : câblage filaire...

- **Bonding type**



- Ball - Wedge
- Wedge – Wedge

- **Energy application**

- Thermocompression (T, p)
- Ultrasonic (p, US)
- Thermosonic (T, p, US)

- **Wire processing**




- Heavy wire bonding
- Thin wire bonding
- Ribbon bonding



SiP Non-TSV : câblage filaire...ball-wedge bonding

Au wire

Typical metallization: thin Al (<1 μm) or thick Au (>0.5 μm)



SiP Non-TSV : câblage filaire...ball-wedge bonding



Ball

Wedge


Cross section

Typical process parameters for thermo sonic (gold wire with 25 μ m diameter):


- Bond temperature: 80 - 250 °C
- Bond force: 30 - 90 cN
- Ultrasonic power: 100 - 500 mW (at 60 kHz - 120 kHz)
- Bond time: 20 - 100 ms

Higher bonding temperature (280 – 350°C) with thermo compression bonding only.

SiP Non-TSV : câblage filaire...ball-wedge bonding



Long loops






Short loops

SiP Non-TSV : câblage filaire...wedge-wedge bonding


Wedge-Wedge Bonding: Al wire (Au is also possible)

Typical metallization: thin Al (<1 μm) or thin Au (<0.1 μm)


e.g. Ni/Au



SiP Non-TSV : câblage filaire...wedge-wedge bonding



Short loops < 0,5 mm




Long loops < 8 mm


Process parameters US bonding (ALSi1 wire with 25 µm diameter)

- Bonding temperature: room temperature
- Bonding force: 25 - 40 cN
- Ultrasonic power: 100 - 500 mW (at 60 kHz - 120 kHz)
- Bonding time: 30 - 90 ms

SiP Non-TSV : câblage filaire...bonding pull test



Short loops < 0,5 mm




Long loops < 8 mm

Pull Test typical values


1.5 g < < 8 g

© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein
is prohibited without the prior written consent of CEA.

SiP Non-TSV : câblage filaire...bonding shear test




Source: Dage Firmenschrift and DVS-Merkblatt Drahtbonden




- 1 Substrate / Pad (pad lift)
- 2 Interface Ball / Substrate (ball lift)
- 3 Au-Ball (ball shear)
- 4 shear tool
- 5 Shear level
- S shear height
- F_s shear force

SiP Non-TSV : câblage filaire...bonding shear test





SiP Non-TSV : câblage filaire...modes de défaillances




SiP Non-TSV : câblage filaire...équipements de production

35 μm pitch
 $\pm 2.5 \mu\text{m}$ accuracy




© CEA 2009. All rights reserved
 Any reproduction in whole or in part on any medium or use of the information contained herein
 is prohibited without the prior written consent of CEA.


SiP Non-TSV : flip chip bonding



Flip chip = Retournement de puce
 Report sur des billes (bumps)
 Interconnexion collective



SiP Non-TSV : flip chip bonding



Any reproduction or use of the information contained herein without the prior written consent of CEA

SiP Non-TSV : flip chip bonding...soudage

Principle:

- Plastic deformation of the Au surfaces (force)
- Diffusion between the surfaces (temperature) or ultrasonic (soft substrates)

Advantages:





- Maskless process
- Wire bonder
- Very flexible
- Suitable for single chip and Substrates
- Fluxless

Thermo-compression Bonding

- 60 μm minimal pitch
- Thermal treatment : 250°C or Thermal-sonic

Limitations:

- No self alignment
- Interfacial temperature higher than 200°C
- High pressure on thermal compression can damage sensitive materials (CdZnTe)




Source: FhG - IZM

© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Manuel FENDLER


| 41

SiP Non-TSV : flip chip bonding




© CEA 2009. All rights reserved
 Any reproduction in whole or in part on any medium or use of the information contained herein
 is prohibited without the prior written consent of CEA.


SiP Non-TSV : flip chip bonding...collage



ICA



Fillers (silver)




Stud Bumps

Source: FhG - IZM


© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

SiP Non-TSV : flip chip bonding...collage



Limitations:

- Substrate: Polyimide, Polyester, FR4
 - Pitch: 150 μ m (flex), 200 μ m (FR4)
 - Metallization: Cu/Ni/Au
 - Bumps: Ni/Au, Au
- Components: FC, SMD
Curing: down to 5min @ 150°C
Contact resistance: 25 mOhm



Limitations:

- Substrate: Polyimide, FR4, glass
 - Pitch: 150 μ m (flex), 65 μ m (glass)
 - Metallization: Cu/Ni/Au, Mo, ITO/Au
 - Bumps: Ni/Au, Au
- Components: Flip Chip
Curing: down to 5sec @ 200°C
Contact resistance: 10...15mOhm (flex), 0.2 ...1 Ohm (glass)



Limitations:

- Substrate: Polyimide, FR4
 - Pitch: 100 μ m
 - Metallization: Cu/Ni/Au
 - Bumps: Au stud
- Curing: down to 5sec @ 200°C
Contact resistance: 5...7 mOhm

Source: FhG - IZM

© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.


Manuel FENDLER

| 44

SiP Non-TSV : flip chip bonding...collage

ACF(A) Structurés


Trapped particles ACF




Structured Insert ACF




Micro tips insert ACF



5552 R Film **3M**




Microtips developed at LETI




© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

SiP Non-TSV : flip chip bonding



© CEA 2009. All rights reserved
 Any reproduction in whole or in part on any medium or use of the information contained herein
 is prohibited without the prior written consent of CEA.

SiP Non-TSV : flip chip bonding...brasage



20

© CEA 2009. All rights reserved
 Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.



SiP Non-TSV : flip chip bonding...brasage

Process Steps:

1. ASIC / Chip post process: Under Bump Metallurgy (UBM)
2. Bumping
3. Solder Reflow
4. Flip Chip Bonding
5. Underfilling

SiP Non-TSV : flip chip bonding...brasage

Under Bump Metallurgy (UBM): PVD




Source: LETI

© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Manuel FENDLER

SiP Non-TSV : flip chip bonding...brasage

Under Bump Metallurgy (UBM): Electroless



1 μm < Ni < 30 μm
Au 0.05 μm

Source PacTech

© CEA 2009. All rights reserved
 Any reproduction in whole or in part on any medium or use of the information contained herein
 is prohibited without the prior written consent of CEA.

Manuel FENDLER

SiP Non-TSV : flip chip bonding...brasage

Bumping & Reflow: Stencil Printing

Stencil Solder Printing Process Flow SnPb37, Lead-free: SnAgCu

Electroless Ni/Au Bumping




Solder Paste Printing

Reflow

Wafer Cleaning

Wafer Inspection

Pack & Ship



Source PacTech



© CEA 2009. All rights reserved

Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Manuel FENDLER

SiP Non-TSV : flip chip bonding...brasage

Bumping & Reflow: Jet Printing



Placement & Reflow of Solder Balls


Source PacTech

© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.


Manuel FENDLER

SiP Non-TSV : flip chip bonding...brasage


Bumping & Reflow: Electroplating




Step 1 :
Via Opening




Step 2 :
UBM deposition (PVD)




Step 3 :
Photoresist spin coating




Step 4 :
Patterning




Step 5 :
Solder electroplating



Step 6 :
Stripping



Step 7 :
UBM removal









Step 8 :
Solder reflow

© CEA 2009. All rights reserved
or use of the information contained herein
without the prior written consent of CEA.

SiP Non-TSV : flip chip bonding...brasage

Bumping & Reflow: Lift Off





© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

SiP Non-TSV : flip chip bonding...brasage

Bumping & Reflow: Lift Off

Fine pitch 15 μm indium micro-bumping (Leti)




SiP Non-TSV : flip chip bonding...brasage

Bumping & Reflow: Process

	Pros	Cons	Size
Evaporation	Thin film process Uniformity Flexibility	Cost Time	10 – 100 μm
Electroplating	Low cost Fine pitch	Flexibility	10 – 200 μm
Stencil Printing	Cost Simplicity Production	Pitch limitation	150 – 1000 μm
Jet Printing	Limited number of bumps No mask	Pitch limitation	> 150 μm

SiP Non-TSV : flip chip bonding...brasage

Bumping & Reflow: Alloys



© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

SiP Non-TSV : flip chip bonding...brasage

Bumping & Reflow: Lead Free Requirements

Pure Sn : « whiskers », electromigration

Alternatives :

Sn-based alloys with Ag, Cu, Bi, Zn

Ag, Zn lower melting point, good mechanical properties

Cu lower dissolution of UBM

Bi wettability

Requirements :

Melting point close to SnPb (183°C)

Good wetting properties with conventional UBM (Cu, Ni/Al, Sn,...)

Controlled growing of intermetallic compounds (IMC) with good mechanical

Properties:

Good thermo-mechanical properties

Sn preferred (low cost, good knowledge, stable IMC)

SiP Non-TSV : flip chip bonding...brasage

Bumping & Reflow

Alloys	Melting Point (°C)	Cost versus Sn63/Pb37	
		Volume	Weight
96.3Sn/3.2Ag/0.5Cu	217 – 218	1.9	2.3
96.5Sn/3.5Ag	221	2.0	2.3
98Sn/2Ag	221 – 226	1.6	2.0
99.3Sn/0.7Cu	227	1.2	1.5
95Sn/5Sb	232 – 240	1.2	1.4
98Sn/1Cu/1Sb	env. 240	1.2	1.4

Source R.Tummala [1]

© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein
is prohibited without the prior written consent of CEA.

Manuel FENDLER


| 59

SiP Non-TSV : flip chip bonding...brasage


Flip Chip Bonding




FC150 SET equipment issued by Leti




Step 1:
Alignment



Step 2:
Positioning





Step 3:
Self alignment - Soldering



© CEA 2009. All rights reserved
reproduction in whole or in part on any medium or use of the information contained herein
is prohibited without the prior written consent of CEA.

SiP Non-TSV : flip chip bonding...brasage

Flip Chip Bonding




**Megapixel 1024 x 1024 15 µm pitch Infrared Detector Array
Indium Bump Cross Sectional View (LETI)**

SiP Non-TSV : flip chip bonding...brasage


Underfilling

Encapsulation Provides Improved Properties by

- Mechanical Protection of the Die and Interconnections
- Protection Against Ingress of Humidity and Corrosive Media
- Compensation for Thermal Mismatch Between Chip and Substrate



Underfill application




Source FhG IZM

Chip Cross Sectional View


SiP Non-TSV : flip chip bonding...brasage

Underfilling



SiP Non-TSV : flip chip bonding...les verrous

Low pitch / High Ios / RoHS




Source NASA JPL

©CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

SiP Non-TSV : flip chip bonding...les verrous

Low pitch / High Ios / RoHS



Source NASA JPL

© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein
is prohibited without the prior written consent of CEA.

Manuel FENDLER

SiP Non-TSV : flip chip bonding...les verrous

Billage

T_f

-Homogénéité de hauteur de billes

-Planéité des composants

Hybridation

T_f

-Alignement à chaud

-Effet bilame

Enrobage

-Nettoyage du flux


-Propagation

Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



SiP Non-TSV : flip chip bonding...comparaison technique

	Dispense and Process	Pitch	Contact Resistance	Assembly and Temperature	Reliability	Cost
Solder FC	Stencil Printing, Electroplating, Vapour deposition, Jetting, Post Process required	150 μ m, 15 μ m and below	1.2.m Ω	Depends on solder Reliable low temperature solder: In Self Alignment Cleaning required	Reliable with under filling Reworking	Depends on solder Expensive In
Stud Bump FC	Standard wire bonding equipment, No Post Process	60 μ m	5 – 10.m Ω	Over 200°C Pressure applied (50 – 100 g/bump) No self alignment No cleaning	Reliable No Reworking	40\$ / wafer with 250000 bumps / wafer (flipchips.com)
Polymer FC	Stencil Printing dispensing, Post Process required	125 μ m	50.m Ω (with 10 particles / pads)	Below 100°C No self alignment No cleaning	Limited reliability for dense connection No Reworking	Low Cost
ACF	Commercially available films, Post Process required	50 μ m		100.°C Pressure applied (15 – 30 kg/cm ²) No self alignment No cleaning	Limited reliability for dense connection No Reworking	Low Cost

Approches SiP



Approche SiP via TSV








Source SCI

© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Manuel FENDLER

Procédés TSV

Perçage Vias	Remplissage Vias	Assemblage Chip / Wafer		Amincissement
				
		Puce / Puce	Puce / Wafer	
Technologies				
<ul style="list-style-type: none"> • Perçage laser • Gravure sèche DRIE • Gravure humide 	<ul style="list-style-type: none"> • Electrolyse • Dépôt CVD • Photolithographie 	<ul style="list-style-type: none"> • Adhérence moléculaire • Scellement métal-métal • Alignement de puces 	<ul style="list-style-type: none"> • Adhérence moléculaire • Scellement métal-métal • Alignement de wafers 	<ul style="list-style-type: none"> • Rodage • Amincissement mécano-chimique • Gravure humide • Gravure sèche




Source SCI

© CEA 2009. All rights reserved
 Use or in part on any medium or use of the information contained herein
 is prohibited without the prior written consent of CEA.

Manuel FENDLER

Technologie TSV vs Wirebonding


Heterogeneous integration by 3D TSV technology (Zycube)




Characteristics	TSV	Wire bonding
Interconnection arrangement	Interconnections can be array or peripheral	Only peripheral interconnect
Interconnection length	Shorter interconnections	Much longer interconnect length
Electrical parasitics	Much lower electrical parasitics	Higher parasitics
I/O density	Potentially high density achievable	Lower I/O density
Reliability	Higher reliability	Less reliable
Processing	IC fabrication process	Packaging process

© 2009 CEA. All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.


Procédés d'assemblage





Oxide Fusion Bonding / Metal Metal Bonding / Polymer Adhesive Bonding



IMEC via first 3D integration




IBM's via last 3D integration




Copper Interchip TSV (ASET)
Manuel FENDLER

Configuration avec interposeur



**3D stacked Si chip carrier module
(ENIG= Electro less Nickel Immersion Gold)**

Stratégies d'empilement



A throughput comparison between chip to wafer and wafer to wafer stacking T.Matthias [17]

Die to die stacking	Wafer to wafer stacking
<ul style="list-style-type: none"> • Different sized dies can be stacked • Alignment is easier • It uses known good die (KGD) for stacking; hence, there is a much higher yield • Throughput is lower 	<ul style="list-style-type: none"> • Individual die sizes must match • Alignment is more difficult • There is a lower yield because of KGD issues • Throughput is higher

Verrous technologiques du SiP

Matériaux et Procédés

Propriétés électriques

- Constante diélectrique
- Isolation
- Conductibilité électrique

Propriétés mécaniques


- Coefficients de dilatation thermique
- Module d'Young
- Fluage

Propriétés thermiques

- Conductivité thermique

Mécanique

- Puces ultra fines
- Stress lié à l'assemblage
- Surplomb
- Accords de dilatations thermiques
- Ecart au point neutre




Thermique

- Points chauds
- Peu d'espace pour la dissipation thermique
- Faible transfert thermique de puce à puce (colles)
- Resistances thermiques importantes (interconnections)
- Positionnement échangeur thermique
- Design thermique

Electrique

- Intégrité du signal
- Inductances parasites
- Interférences électromagnétiques (EMI)
- Compatibilité électromagnétique (EMC)
- Répartition des fonctions



Wafer Level Packaging



Source Fujikura

© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Wafer Level Packaging



WLP is made of technology consisting in device interconnection and protection at the wafer level before dicing

To be defined as WLP, the device must have:

- RDL for electrical redistribution
- Interconnect between chip & board
- Environmental / mechanical protection

WLP Potential:

- 10-50 x size reduction
- 10x cost reduction
- Better electrical performance
- Acceptable mechanical performance


© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Wafer Level Packaging

WLP is mainly constrained to low IOs (Analog, Passives, RF, Power, Discretes),
 → but trend is to integrate WLP to higher IOs (SRAM/DRAM, ASICs, μ P)


Year	2007	2009	2010	2015	2020
Wire bond	30	25	25	20	20
Area array flip chip	120	100	90	80	70
Peripheral flip chip	30	25	20	20	20

ITRS'07 Roadmap for interconnect pitch (μ m)




© CEA 2009. All rights reserved
 Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.


Epanouissement WLP / Adaptation des pas



Embedded Thin Film Components in the RDL




Processing steps of wafer level redistribution ultra CSP




© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Les verrous du WLP




Wafer level interconnect trend



Source R.Tummala [1]

© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Les verrous du WLP





Source R.Tummala [1]

© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Les verrous du WLP : interconnexion très faible pas




FC300 SET equipment issued by Leti



© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Conclusion: Evolutions croisées Composants / Packaging



Conclusion: Révolution 3D SiP

2009

- 65nm




Figure AP15 Categories of SiP

2015

< 32nm


- 3D, Through Silicon Via
- Wafer Level Packaging
- System in Package
- <100 micron pitch FC
- Smaller, thinner die
- Lead-Free + Underfills

Table 101 System-in-a-Package Requirements

<i>Year of Production</i>	2015	2016	2017	2018	2019	2020	2021	2022
Low cost handheld / #die / stack*	14	15	15	16	16	17	17	18
high performance / #die / stack	5	6	6	6	7	7	7	8
Low cost handheld / #die / SiP	14	15	15	16	16	17	17	18
high performance / #die / SiP	8	9	9	9	10	10	10	11

Sources ITRS'07

Conclusion: Fab-Like Process



© CEA 2009. All rights reserved
Any reproduction in whole or in part on any medium or use of the information contained herein
is prohibited without the prior written consent of CEA.

Références

- [1] R.Tummala, et al., « Introduction to System On Package », Mc Graw Hill, NY, USA, 785p., 2008
- [2] S.Savastiouk et al., « 3D stacked wafer level packaging », Advanced Packaging, March 2000, pp.23-34
- [3] Amkor Technology, « Stacked CSP (LFBGA, TFBGA, SCSP) », www.amkor.com, Acces date , Dec.4, 2007
- [4] K.M.Brown et al., « System in package the rebirth of SIP », Proc.IEEE Custom Integrated Circuits Conference, 2004, Oct 3-6, 2004, pp.681-686
- [5] M.Karnezos et al, « 3D packaging promises performance, reliability gains with small footprints and lower profiles », Chip scale review, Jan.2005.
- [6] T.Iwasaki et al, « Development of 30 μm micron pitch bump interconnections for COC-FCBGA », Proc.56th Electronic Components and Technology Conference, May 30 – June 2, 2006, pp.1216-1222.
- [7] K.D.Gann et al, « Neo-stacking technology », www.irvine-sensors.com, Acces date , Nov.6, 2006
- [8] K.D.Gann et al, « High density packaging of flash memory », Proc. of seventh biennial IEEE nonvolatile memory technology conference, June 22-24, 1998, pp. 96-98
- [9] B.W.Lee et al, « New 3D chip stacking SIP technology by wire on bump (WOB) and bump on flex (BOF) », Proc. 56th Electronic Components and Technology Conference, May 30 – June 2, 2006, 819-824
- [10] A.Vindasius et al, « Stacked die BGA or LGA component assembly », US Patent 7,215,018 B2, 2007.
- [11] P.Garrou et al, « Future ICs Go vertical », Semiconductor International, Feb.2005.
- [12] J.L.Smith et al, « Package on Package : the story behind the industry hit », Semiconductor International, June.2007.
- [13] M.Karnezos et al, « Package in Package, a 3D stacked package module », Proc. 11th annual international KGD Packaging and Test Workshop, Sept.12-15, 2004
- [14] Tessera Technologie, « Folded die stack », www.tessera.com, Acces date , Feb.8, 2009
- [15] T.Yamazaki et al, « Real chip size three dimensional stacked package », IEEE Transactions on Advanced Packaging, Vol28, No3, 2005, pp. 397-403.
- [16] Y.Yano et al, « Three dimensional very thin stacked packaging technology for SiP », Proc. 52nd Electronic Components and Technology Conference, May 28-31, 2002, pp.1329-1334.
- [17] T.Matthias et al, « 3D process integration wafer to wafer and chip to wafer bonding », Mater. Res. Soc. Symp. Proc., Vol.970, 2007, p.0970-Y04-08

micro and nanoelectronics
microsystems
ambient intelligence
biology and health
image chain



Innovation for industry

Loyalty
Entrepreneurship
Team work
Loyalty Innovation
Entrepreneurship
Team work
Innovation

leti

