

twep-09

Paris,
France

Topical Workshop on Electronics for Particle Physics

September 21-25, 2009

Bruno Mazoyer LAL Orsay

Microelectronics at IN2P3 & IRFU


C. de La Taille



IN2P3 Micro-Electronics Coordinator




- Large force of micro-electronics engineers (~50)
 - Experience in designing and building large detectors
 - Common Cadence tools
 - But scattered in ~15 labs
- National organization :
 - Building blocks :
« club » 0.35 μ m SiGe
 - Networking 0.35 and 130 nm
 - Creation of poles with critical mass (~10 persons)
 - Orsay (OMEGA)
 - Clermont-Lyon (MICHRAU)
 - Strasbourg (IPHC)




Motivation for poles

- Continuous increase of chip complexity (SoC, 3D...)
 - Minimize interface problems
- Importance of critical mass
 - Daily contacts and discussions between designers
 - Sharing of well proven blocks
 - Cross fertilization of different projects
- Large R&D activity
 - ILC detectors
 - sLHC starting (3D electronics)
 - astrophysics




- Several chips developed for ATLAS LAr, OPERA, LHCb, CALICE in BiCMOS 0.8 μ m and installed on experiments
- Turn to Silicon Germanium 0.35 μ m BiCMOS technology in 2005
- Readout for MaPMT and ILC calorimeters
- Very high level of integration : System on Chip (SoC)
- Start of 3D integrated 130nm electronics for sLHC pixels
- Adaptation of MAROC for EUSO spatial application


MAROC2




HARDROC1




SKIROC1




SPIROC1




MAROC3




PARISROC1




HARDROC2



SPIROC2







OMEGAPIX




MAROC : MultiAnode Read-Out Chip


- Complete front-end chip for 64 channels multi-anode photomultipliers
 - 6bit-individual gain correction
 - Auto-trigger on 1/3 p.e. at 10 MHz
 - 12 bit charge output
 - SiGe 0.35 μm , 12 mm^2 , Pd = 5 mW/ch
- Bonded on a compact PCB (PMF) for ATLAS luminometer (ALFA)
- Also equips Double-Chooz, medical imaging... Project for JEM-EUSO



- Hadronic Rpc Detector Read Out Chip
 - 64 inputs, preamp + shaper + 3 discris
 - Full power pulsing => 7 $\mu\text{W}/\text{ch}$
 - Fully integrated ILC sequential readout
 - Chip embedded in detector
 - AMS SiGe 0.35 μm
 - in beam in 2008-2009
 - 5000 chips to be produced in 2010



*HaRDROC
it's gonna heat!
=>Power pulse*







1m² RPC [IPNL] 10 000 channels

• SPIROC : Silicon Photomul. Integrated Readout Chip

- 36 channels
- Internal 12 bit ADC/TDC
- Charge measurement (0-300 pC)
- Time measurement (< 1 ns)
- Autotrigger on MIP or spe (150 fC)
- Sparsified readout compatible with EUDET 2nd generation DAQ
- Pulsed power - > 25 μ W/ch
- Also External users (PET, hodoscopes, μ -imaging... (@ Aachen, Napoli, Pisa, Roma...))

See talk by L. Raux

SiPM 753 SPIROC HG 100f




36m² Tiles + SiPM + SPIROC (144ch)

PARISROC for PMm²


See talk by S. Conforti

- Photomultiplier ARray Integrated SiGe Read-Out Chip
 - Replace large PMTs by arrays of smaller ones (PMm2 project)
 - Centralized ASIC 16 independent channels
 - Auto-trigger
 - Charge and time measurement (10-12 bits)
 - Water tight, common high voltage
 - Data driven : « One wire out »
- Application in large Water Cerenkov
 - Chip studied by MENPHYNO, DUSEL, LENA...




Joël Pouthas IPN Orsay

SER (1840 V)




B. Génolini @IPN Orsay

NOR16 vs charge (scope)



B. Génolini @IPN Orsay



Front-End R and D in HEP


(Room temperature and Cryogenic Temperature)

See talk by H. Mathez



Analog /digital Asic

Main analog blocks



- Charge Sensitive Amplifier
- Shapers
- Buffer



- ILC (DHCAL et ECAL)
- INNOTEP (medical imaging project)
- Beam profiler for hadrontherapy
- T2K



Full diff CSA




AMS 0.35 CMOS and BiCMOS proces


R&D dedicated to ILC/Calice

Very-front-end electronics of SI-W calorimeter:

- Dynamic range of 15 bits
- Global precision > 8 bits
- Embedded multi-channels chips
- > 100.10⁶ channels
- **Ultra-low power : 25 μW per channel**





The embedded VFE chip inside the sandwich structure of the Ecal detector



INNOTEP (AMS 0.35 μ m SiGe)


See talk by S. Crampon





Detector ring

100 Mhz 8 bits ADC (S. Crampon thesis)
First version tested, need for an iteration

Fast preamplifier and 40ns shaper (tested)
Used for a 40 channels demonstrator.





ADC output (mV) according to the energy (mV)



TARANIS Project through CESR in Toulouse via MIND/C4I

Experiment goal : Measurement of the energetic electrons generated by atmospheric thunderstorms, space electronics (μ satellite)



Front-end analog blocks (CSA, Shapers, comparators) come from several projects (INNOTEP, ILC T2K)

2 types of detectors : CdZnTe and Si diode

- o TOF : 1ns resolution
- o TOF PET : very high timing resolution $\ll 200\text{ps}$
- o Very High speed ADC $\gg 500\text{Ms/s} \dots 1\text{GMs/s}$?
- o Beam profiler : high counting rate (100Me/s)
- o Very fast preamplifier and shapers

Microelectronic part of the EREBUS project

“Intelligent sensor to limit the nitration of industrial process and the rejection of VOC (Volatile Organic components)”


- o Preamplifier, shaper, ADC and treatment.

- o Technology transfer

 - EUREKA Project


 - PhD student “bourse CIFFRE”

LT Mux for XRAY micro calorimeters Matrix




Satellite IXO

- Target: **IXO** satellite (ESA)
- High resolution (5eV @ 6keV) **XRay spectro-imager**
- fine pitch: 4000 pixels
- Calorimeter Matrix manufactured by **CEA/LETI**
- Detector temperature : 50 to 100mK
- Photon by photon detection => high speed FE



8x8 calorimeter matrix prototype



- Front_End electronics close to the detector:
- **Must operate @ 4K**
- Amplify and multiplex the detector pulses
- Low noise, low power (**30μW/channel**)



Multi HEMT chip.


- **Technological choices:**

- HEMT (from CNRS/LPN) for the first stage (impedance adaptation + gain).
- AMS 0.35μm SiGe chip for extra gain + 32=>1 multiplexing:
 - Behavior of SiGe @ 4K evaluated on previous chips.
 - 2 prototype circuits submitted in July 2009.




Idef-X 2.E for ECLAIRs.


- For SVOM/ECLAIR: Gamma Ray Burst satellite.
- CdTe Detectors.
- 32 channels. 2.2 mW/ ch.
- Slow control => many parameters tunable
- Self triggered / 1 Thresh/channel.
- **1 μ s-10 μ s** selectable shaping.
- Peak detector. Mux Output.
- Sparsification and zero-suppress.
- ~200mV/fC. 50ke- linear range (220 keV CdTe)
- 60 e- rms noise with detectors.
- Rad-tolerant > 200krad. Use of Latch-up hardened
- Space qualification in progress.




AMS0.35 μ m
CMOS EPI.
18mm². 2000 chips
manufactured



60keV picture from ²⁴¹Am source + mask (Caliste 64)




Noise and threshold 5x better than with the previous generation



IDeF-X family : radiation hardness




- IDeF-X V1.0
 - TID: Irradiation with 60Co @ 500rad/h up to 1 Mrad




– Up to 1 Mrad : no visible effect excepted on noise performances \Rightarrow Noise increase cleared by annealing.
 For **ECLAIRS** and **SIMBOL-X** ($\text{TID} < 10\text{krad}$)

New digital library to improve hardness against SEL:
 Test on Idef-X V2.E \Rightarrow no anti latchup circuit required for the ECLAIRS mission.




The SAM (swift analog memory) chip for the HESS2 experiment:

- Readout for the fast PMTs of the HESS2 camera
- High RO speed Gsample/s analogue memory (time expander chip)
- Number of ch 2
- Number of cells/ch 256
- **Sampling Freq 0.7-3.2GS/s**
- Readout Speed >16 MHz
- BW **450 MHz**
- PW 300 mW
- Dynamic range 12.6 bits rms
- Simultaneous R/W No
- Smart Read pointer Yes
- 6000 chips manufactured: 95% Yield
- New chip under design => Cerenkov Telescope Array



AMS CMOS 0.35 μ m.
50k transistors, 11mm²



Narrow pulse sampled
by SAM @ 3.2GS/s





SCOTT: RO chip for the PMT of the Km³ neutrino submarine detector

-In the frame of KM3NET: (FP6 & FP7): baseline design



-SCOTT: based on the generalized TOT (time over threshold) concept:



- No amplitude coding, but:
- **Time coding for each threshold crossing (1ns precision)**
- **16 independent** discriminators channels with threshold set by 10 bit DACs.
- Versatile design, can be configured by slow control:
 - 1 PMT => 16 coding channels (~1 GS/s 4bit ADC (linear or nonlinear scale depending on the thresholds))
 - 16 PMTs => 1- coding channels: (~TDC)
- Zero suppress
- Derandomization (FIFO).
- Data driven readout





• SCOTT0 = SCOTT single shot version prototyped in dec 2008 => concept validated.

• AMS BiCMOS 0.35μm.

• SCOTT1 (with final RO) submitted sept. 7th 2009.

The AFTER chip for the TPC of T2K

*Design to read the 120.000 Micromegas pads of the TPC of T2K.
Combine a low noise Front-end & and a large depth and S/N SCA.
Installation @ Tokai in progress. Start at the end 2009.*



AMS CMOS 0.35 μ m
7.8 x 7.4 mm²
500.000 transistors
6000 chips manufactured
85% Yield

Main Design features

- 72 channels x 511 analog memory cells;
- F_{write} : 1-100MHz; F_{read} : 20MHz
- 4 Charge Ranges (120fC to 600fC)- 1% INL
- Supports positive or negative input signals
- 16 Peaking Time Values (100ns to 2 μ s)
- Constant dead time (2ms to read all the SCA)
- S/N >11 bit rms.

AGET: A future improved AFTER


- Based on AFTER
- 1 discri/channel, 1 threshold/channel
- Multiplicity output. Autotriggerable.
- On chip zero-supress
- New 50ns shaping & "high energy" ranges
- New modes of readout
- Prototype submission: end of 2009

■ Main objective: ILC, with staggered performances

↳ MAPS applied to other experiments with intermediate requirements

EUDET 2007/2009

Beam Telescope



■ FP6 EUDET Project (DESY-Hamburg, Germany)

- ↳ Surface $6 \times 2 \text{ cm}^2$
- ↳ Read-out speed A. 20 MHz → D. at 100 MHz
- ↳ Temp. & Power: No constraints

■ STAR Experiment (RHIC – Brookhaven, USA)

- ↳ Surface $\sim 1600 \text{ cm}^2$
- ↳ Read-out speed A. 50 MHz → D. up to 250 MHz
- ↳ Temp. & Power 30°C , $\sim 100 \text{ mW/cm}^2$

■ CBM Experiment (GSI – Darmstadt, Germany)


- ↳ Surface $\sim 500 \text{ cm}^2$
- ↳ Read-out speed D. $15 \times 10^9 \text{ pixels/sensor/s}$
- ↳ Rad Tol 1 MRad , $> 10^{13} N_{eq}/\text{cm}^2$

■ ILC Experiment

- ↳ 5-6 layers of detection $\sim 3000 \text{ cm}^2$
- ↳ Read-out speed D. $15 \times 10^9 \text{ pixels/sensor/s}$
- ↳ Temp. & Power 30°C , $\sim 100 \text{ mW/cm}^2$
- ↳ Rad Tol $\sim 300 \text{ kRad}$, $\sim 10^{12} N_{eq}/\text{cm}^2$


STAR 2010

Solenoidal Tracker at RHIC




CBM 2012

Compressed Baryonic Matter



ILC >2012

International Linear Collider



→ Spinoff: Interdisciplinary Applications, biomedical, ...

- Partnerships: GIS IN2P3/Photonis & GIS IN2P3/SAGEM & Ohio University & Michigan University...
C. de La Taille - Microelectronics at IN2P3 and IRFU

Development of MAPS for Charged Particle Tracking

- **In 1999, the IPHC CMOS sensor group proposed the first CMOS pixel sensor (MAPS) for future vertex detectors (ILC)**

- ↳ Numerous other applications of MAPS have emerged since then
- ↳ ~10-15 HEP groups in the USA & Europe are presently active in MAPS R&D

- **Original aspect: integration sensitive volume (EPI layer) and front-end readout electronics on the same substrate**

- ↳ Charge created in EPI, excess carriers propagate thermally, collected by N_{WELL}/P_{EPI} , with help of reflection on boundaries with P-well and substrate (high doping)

- $Q = 80 \text{ e}^- \text{h} / \mu\text{m} \rightarrow \text{signal} < 1000 \text{ e}^-$

- ↳ Compact, flexible


- ↳ EPI layer ~10–15 μm thick

- thinning to ~30–40 μm permitted

- ↳ Standard CMOS fabrication technology

- Cheap, fast multi-project run turn-around

- ↳ Room temperature operation



- ➔ **Attractive balance between granularity, material budget, radiation tolerance, read out speed and power dissipation**

BUT

- ↳ Very thin sensitive volume \rightarrow impacts signal magnitude (mV!)

- ↳ Sensitive volume almost un-depleted \rightarrow impacts radiation tolerance & speed


- ↳ Commercial fabrication (parameters) \rightarrow impacts sensing performances & radiation tolerance

- ↳ N_{WELL} used for charge collection \rightarrow restricts use of PMOS transistors

Achieved Performances with Analogue Readout

■ MAPS provide excellent tracking performances

- ↪ Detection efficiency $\sim 100\%$
 - ENC $\sim 10-15 e^-$, $S/N > 20-30$ (MPV) at room temperature
- ↪ Single point resolution $\sim \mu\text{m}$, a function of pixel pitch
 - $\sim 1 \mu\text{m}$ ($10 \mu\text{m}$ pitch), $\sim 3 \mu\text{m}$ ($40 \mu\text{m}$ pitch) \rightarrow analogue output!
- ↪ Radiation tolerance:
 - Ionising radiation tolerance: $O(1 \text{ M Rad})$
 - Non ionising radiation tolerance: $2 \times 10^{12} N_{\text{eq}}/\text{cm}^2$ ($20 \mu\text{m}$ pitch) $\rightarrow 10^{13} N_{\text{eq}}/\text{cm}^2$ ($10 \mu\text{m}$ pitch)
- ↪ System integration
 - Thinning (via STAR collaboration at LBNL) $\sim 50 \mu\text{m}$, expected to $\sim 30-40 \mu\text{m}$
 - Development of ladder equipped with MIMOSA chips ($< 0.3\% X_0$, coll. with LBNL)
 - Edgeless dicing / stitching \rightarrow alleviate material budget of flex cable




MAPS: Final chips:

- ↪ MIMOTEL (2006): $\sim 66 \text{ mm}^2$, 65k pixels, $30 \mu\text{m}$ pitch
EUDET Beam Telescope (BT) demonstrator
- ↪ MIMOSA18 (2006): $\sim 37 \text{ mm}^2$, 262k pixels, $10 \mu\text{m}$ pitch
High resolution EUDET BT demonstrator
- ↪ MIMOSTAR (2006): $\sim 2 \text{ cm}^2$, 204k pixels, $30 \mu\text{m}$ pitch
Test sensor for STAR Vx detector upgrade
- ↪ LUSIPHER (2007): $\sim 40 \text{ mm}^2$, 320k pixels, $10 \mu\text{m}$ pitch
Electron-Bombarded CMOS for photon and radiation imaging detectors

□ **BUT: moderate readout speed for larger sensors with smaller pixel pitch!**

C. de La Taille - Microelectronics at IN2P3 and
IRFU Lalonde 2009




MAPS performance Improvement

➔ *R&D on high readout speed, low noise, low power dissipation, highly integrated signal processing architecture with radiation tolerance*


1 Architecture of pixel array organised in // columns read out:

- Pre-amp and CDS in each pixel
- A/D: 1 discriminator / column (offset compensation)
- Power vs Speed
 - Power ➔ Readout in a rolling shutter mode
 - Speed ➔ All pixels belonging to the same row are read out simultaneously
- MIMOSA8 (2004), MIMOSA16 (2006), MIMOSA22 (2007/08)



2 Zero suppression logic:

- Reduce the raw data flow of MAPS
- Data compression factor ranging from 10 to 1000, depending on the hit density per frame
- SUZE-01 (2007), see poster A. HIMMI






4 4–5 bits ADCs (~10³ ADC per sensor)

- LPCC, LPSC, IRFU, IPHC collaboration
- Potentially replacing column-level discrimi.
- 5 bits: $\sigma_{sp} \sim 1.7-1.6 \mu\text{m}$
- 4 bits: $\sigma_{sp} < 2 \mu\text{m}$ for 20 μm pitch
- Next step: integrate ADCs with pixel array

3 Serial link transmission with clock recovery

- Prototype (2008-2009)
- See poster I. VALIN

5 Voltage regulator & DC-DC converter




MIMOSA22 & SUZE-01 Test Results

■ MIMOSA22: (15 μm EPI) 136 x 576 pixels + 128 column-level discriminators


↪ Laboratory test:

- Temporal Noise: 0.64 mV \rightarrow 12 e^-
- FPN: 0.22 mV \rightarrow 4 e^-



↪ Beam test at CERN SPS (120 GeV pions)

- Threshold \sim 4 mV \rightarrow 6 \times σ noise
 - Detection Efficiency > 99.5%
 - Single point resolution < 4 μm
 - Fake rate < 10^{-4}



■ SUZE-01:

↪ Lab. test :

- ↪ Design performances tested at the nominal frequency with safety margin of 20%, at room Temp
 - No pattern encoding error, can handle > 100 hits/frame at rate \sim 200 ns per pixel row
- ↪ Still to do : improve radiation tolerance (SEU, SEL) of digital circuits (including memories)

MIMOSA26: 1st MAPS with Integrated \emptyset

CMOS 0.35 μm OPTO technology
Chip size : 13.7 x 21.5 mm²

- Pixel array: 576 x 1152, pitch: 18.4 μm
- Active area: $\sim 10.6 \times 21.2 \text{ mm}^2$
- In each pixel:
 - Amplification
 - CDS (Correlated Double Sampling)

- Testability: several test points implemented all along readout path
 - Pixels out (analogue)
 - Discriminators
 - Zero suppression
 - Data transmission

- Row sequencer
- Width: $\sim 350 \mu\text{m}$

- 1152 column-level discriminators
 - offset compensated high gain preamplifier followed by latch

- Zero suppression logic

- Reference Voltages Buffering for 1152 discriminators


- I/O Pads
 - Power supply Pads
 - Circuit control Pads
 - LVDS Tx & Rx

- Current Ref.
- Bias DACs

- Readout controller
- JTAG controller

- Memory management
- Memory IP blocks

- PLL, 8b/10b optional





Summary MAPS

- **The First reticule size MAPS with binary output and integrated zero suppression logic has been designed and fabricated**
 - ↖ Small pitch pixel (18.4 μm), Large sensitive area ($> 2 \text{ cm}^2$)
 - ↖ High binary read-out speed : $\sim 10 \text{ K frames/s}$
 - ➔ **2D MAPS have reached necessary prototyping maturity for real scale applications:**
 - ↖ STAR vertex detector upgrade: MIMOSA26x1.7 (may also equip EUDET BT, $\sim 50 \mu\text{m}$)
 - ↖ Architecture will be extended to MVD-CBM (SIS-100) and is proposed for Vx det.-ILC
- **The emergence of fabrication processes with depleted epitaxy / substrate opens the door to :**
 - ↖ Substantial improvements in read-out speed and non-ionising radiation tolerance
 - **Non-ionising radiation tolerance up to $10^{14} \text{ N}_{\text{eq}}/\text{cm}^2$ is expected**
 - ↖ "Large pitch" applications ➔ trackers (e.g. Super LHC)
- **Translation to 3D integration technology :**
 - ↖ Resorb most limitations specific to 2D MAPS
 - T type & density, peripheral insensitive zone, combination of different CMOS processes
 - ↖ **Offer an improved read-out speed : $O(\mu\text{s})$!**
 - ↖ Many difficulties to overcome (ex. heat, power)
 - ↖ R&D in progress ➔ 2009/10 important step for validation of this promising technology


■ IPHC Imabio Project: small animal PET imaging

- ↪ 4 modules arranged around the animal
- ↪ Matrix of 32 × 24 crystals / module
 - 1.5mm×1.5mm×25mm LYSO(Ce)
- ↪ Read at both ends by MCP photo-detectors
 - MCP (Multi Channel Plate)
- ↪ 3072 crystals and 6144 electronic channels
- ↪ 100 ASICs of 64 channels




■ IMOTEPAD64: 64 channels readout circuit

- ↪ Chip dimensions: 3.68 x 8.26 mm², 100 μm pitch
- ↪ Input dynamic range: 11 bits, ~ fC – 104 pC
 - Adjustable gain : 6 bits
 - Shaping time: 300 ns,
 - Analogue sampling, < 3 % nonlinearity
- ↪ Time resolution: 625 ps → ~ 200 ps (next generation)
 - Measured Jitter < 20 ps rms
- ↪ Readout frequency: 100 kHz
 - CK: 50 MHz





μE for Bio-logging

- IPHC → Multidisciplinary laboratory → 3 departments (DEPE, DSA, DRS)
- One of R&D activities: Bio-logging:



Large diversity of request
 No standard technology
 No standard development
 Specific requirement for each project
 Time to deployment short



ASIC for Bio-logging

■ Integration → miniaturisation:

↳ Sensors + electronics → final goal

- ★ Master sensors
 - Temperature (2), Pressure/Temperature, Light, Logical (water presence/counter)
- ★ Secondary sensors
 - Zeegbee, GPS, Acc 3D
- ★ Other sensors
 - ECG/ Analogue input, Digital compass

Access technology & IP

■ Low power design:

↳ Analogue & mixed design:

- Ultra low power ADC design

↳ Digital (Asynchronous ?) Design:
from

- Controller for sensor scanning and data storage

to

- Ultra low power Micro-controller:

- ★ for data compression and treatment
- ★ for complex trigger


Collaboration

See talk by JC Clémens



3D technology

- Increasing integration density
 - Large industrial market (imagers, processors, memories...)
 - Uses $\sim 1 \mu\text{m}$ Through Silicon Vias
 - Requires wafer thinning to $\sim 10 \mu\text{m}$
 - A new major revolution coming up !**
- Promoted into HEP by Ray. Yarema (FNAL)
 - IN2P3 joined FNAL 3D consortium
 - CPPM, IPHC, IRFU, LAL/OMEGA, LPNHE





VIP1 3D chip by FNAL

IN2P3 participation in 3D FNAL run



- **CPPM/Bonn** - ATLAS 2D pixel design based on earlier design in IBM 0.13 um (FEI4_prototype)
- **CPPM** – SEU resistant register and TSV/bond interface daisy chain to measure TSV and bond yield.
- **CPPM/Bonn** – ATLAS 3D pixel design foreseen for ATLAS upgrade
- **OMEGA** – 24x64 pixel array for SLHC
- **IPHC_INFN** CAIRN_1: - Multi purpose pixel sensor: ILC, bio-medical applications ...
- **IPHC_IRFU** CAIRN_2: Prototype sensor for ILC with rolling shutter readout mode
- **IPHC** CAIRN_3: - Prototype sensor for ILC, 12 μm pitch, 5 bits time stamp
- **IRFU-IPHC** CAIRN_4: - prototype sensor for ILC with rolling shutter readout mode
- **CMP** Memory: CMP Anti-latch up SRAM

See talks by P. Panguad, D. Thienpont



Chips shown at TWEPP

- Fast ADCs & DACs for ILC: LPSC Grenoble (L. Gallin-Martell)
- 12 bits 35 MHz ADC : LPSC Grenoble (F. Rarbi)
 - Talk « building blocks » by F. Rarbi
- MicroMegas DHCAL readout : LAPP Annecy (R. Gaglione)
- DLLs for SNemo : LPC Caen (V. Tocut)
 - Talk « building bocks » by L. Leterrier
- DiscrI for FEI4 : CPPM Marseille (M. Mehouni)
- Analog memory for km3 : CPPM Marseille (L. Caponetto)
- ASPIC LSST readout : LAL+LPNHE (F. Wicek)
 - Talk « building blocks » by R. Sefri

Les études en cours

- Initialement pour l'expérience CLAS12 en développement : étude d'un TDC pour mesure de temps de vol pour scintillateur résolution inférieure à 100ps sur 0.35 μ m SiGe d'AMS
- Ce projet a rejoint les études pour PMm² Conception de la partie TDC de l'ASIC Omega PARISROC2, optimisation de la double rampe pour atteindre une résolution de 150ps sans temps mort local. Run en novembre 2009

Perspectives

- Adaptation des travaux réalisés pour PARISROC2 à l'électronique du projet CLAS12 (lecture par galettes de microcanaux)
- Préamplificateurs de charge pour l'expérience GASPARD (détecteurs Silicium) :
 - ~ 15000 voies
 - Quantité de matière minimale
 - Faible consommation
 - Faible bruit 150-200e⁻
 - Dynamique 14 bits

Chips at Subatech [C. Renard]

- Low noise amplifier for CODALEMA in 0.35 μ m CMOS
 - Continuation of BiCMOS 0.8 μ m charge preamp for CODALEMA radio detection of atmospheric showers
- Variant (simplified) of IDEFIX for 2012 ?

Chips at LPNHE [H. Lebbolo]

- ASPIC : Dual slope integrator CCD readout for LSST
 - Talk « building blocks » by R. Sefri
- CLASSIC : Clamp and sample variant for CCD readout for LSST
- ILC microstrip readout (SiLC collaboration + EUDET) IMC 130 nm
 - Talk « building blocks » by T. Hung Pham
- Low noise current preamp for photodiode telescope calibration
- Possible participation in SuperB for TDC

- Strong, experienced teams, gathered in poles to realize complex chips
- Designs in SiGe 0.35 μm , IBM & Chartered 130nm
- 3D developments with FNAL
- Thanks to Christine Hu (IPHC), Jean-Claude Clémens (CPPM), Eric Delagnes (IRFU), Jacques Lecoq (LPCCI), Hervé Mathez (IPNL) who provided slides for TWEPP
- Thanks to V. Chambert (IPNO), C. Renard (Subatech), H. Lebbolo who provided information for this talk

- *In-pixel gain and radiation tolerance improvements:*
 - **Simple 3T pixel with off line CDS → in-pixel amplification + CDS without S/N degradation**
 - **Ionising radiation: pixel special layout, increase readout speed**
 - **Up to 1Mrad @ -20°C, $t_{r.o.} = 180 \mu s$, no change to detection eff. → crucial @ room temperature**
 - **Non ionising radiation → High resistivity sensitive volume → faster charge collection**
 - **Exploration of a technology with depleted epitaxial layer: MIMOSA-25 (2008) $> 3 \times 10^{13} N_{eq}/cm^2$**
 - **Exploration of a new VDSM technology with depleted substrate: MIMO_LePix (2009/2010):**
 - **Project driven by CERN for SLHC trackers also attractive for CBM, ILC and CLIC Vertex Detectors**
- *Readout speed improvements:*
 - **Sensor organised for // columns read out + column-level discrimination:**
 - **IPHC-IRFU Collaboration: MIMOSA8 (2004), MIMOSA16 (2006), MIMOSA22 (2007/08)**
 - **Zero suppression circuit for data flow reduction:**
 - **SUZE (2007): compression factor: 10-1000, function of the hit**

- Analogue output MAPS
 - **MIMOTEL (2006):** $\sim 66 \text{ mm}^2$, 65k pixels, 30 μm pitch
 - EUDET Beam Telescope (BT) demonstrator
 - **MIMOSA18 (2006):** $\sim 37 \text{ mm}^2$, 262k pixels, 10 μm pitch
 - High resolution EUDET BT demonstrator
 - **MIMOSTAR (2006):** $\sim 2 \text{ cm}^2$, 204k pixels, 30 μm pitch
 - Test sensor for STAR Vx detector upgrade
 - **LUSIPHER (2007):** $\sim 40 \text{ mm}^2$, 320k pixels, 10 μm pitch
 - Electron-Bombarded CMOS for photo and radiation imaging detectors

- Digital output MAPS:
 - **PHASE1 (2008):** $\sim 4 \text{ cm}^2$, 410k pixels, 30 μm pitch

