

Short course on preamplifiers

Porquerolles 2013

Christophe de LA TAILLE
OMEGA microelectronics group
Ecole Polytechnique & CNRS IN2P3
<http://omega.in2p3.fr>


Electronically cooled resistors [TNS 73]

SIGNAL, NOISE AND RESOLUTION IN POSITION-SENSITIVE DETECTORS*


V. Radeka
 Brookhaven National Laboratory
 Upton, N. Y. 11973

ABSTRACT


An analysis is presented of signal, noise and position resolution relations for some of the most interesting position-sensing methods. "Electronic cooling" of delay line terminations is introduced in order to reduce noise in the position-sensing with delay lines. A new method for terminating transmission lines and for "noiseless" damping which employs a capacitance in feedback is presented. It is shown that the position resolution for the charge division method with resistive electrodes is determined only by the electrode capacitance and not by the electrode resistance, if optimum filtering is used.





$$Z_{in} = 1/j\omega G_0 C_F + 1/ G_0 \omega_0 C_F$$



Bienvenue
 au Château de Versailles




ENC for various technologies




Ultra-Low Noise ASIC High Resolution X-Ray Spectroscopy

Collaboration with NASA at Moon Elemental Mapping

16 mm² Semiconductor Drift Pixels, 500 cm²





- 14 channels, 1.2 mW/channel
- **sub-10 electrons resolution**
- **peak detection and sparse readout**
- 30,000 transistors, dev. time: 15 months



G. De Geronimo et al., NSS (2007)
Instrumentation Div. Review

- Voltage feedback operationnal amplifier (VFOA)
- Voltage amplifiers, RF amplifiers (VA,LNA)
- Current feedback operationnal amplifiers (CFOA)
- Current conveyors (CCI, CCII +/-)
- Current (pre)amplifiers (ISA,PAI)
- Charge (pre)amplifiers (CPA,CSA,PAC)
- Transconductance amplifiers (OTA)
- Transimpedance amplifiers (TZA,OTZ)


- **Mixing up open loop (OL) and closed loop (CL) configurations !**



Only 4 open-loop configurations


- Voltage operational amplifiers (OA, VFOA)

- $V_{out} = G(\omega) V_{in\ diff}$
- $Z_{in+} = Z_{in-} = \infty$ $Z_{out} = 0$




- Transimpedance operational amplifier (CFOA !)

- $V_{out} = Z(\omega) i_{in}$
- $Z_{in-} = 0$ $Z_{out} = 0$




- Current conveyor (CCI, CCII)

- $i_{out} = G(\omega) i_{in}$
- $Z_{in} = 0$ $Z_{out} = \infty$



- Transconductance amplifier (OTA)


- $i_{out} = G_m(\omega) V_{in\ diff}$
- $Z_{in+} = Z_{in-} = \infty$ $Z_{out} = \infty$



Open loop gain variation with frequency




- Define exactly what is « gain » v_{out}/v_{in} , v_{out}/i_{in} ...
- « Gain » varies with frequency : $G(j\omega) = G_0/(1 + j \omega/\omega_0)$
 - G_0 low frequency gain
 - ω_0 dominant pole
 - $\omega_c = G_0 \omega_0$ Gain-Bandwidth product (sometimes referred to as unity gain frequency)



Feedback : an essential tool

- Improves gain performance
 - Less sensitivity to open loop gain (a)
 - Better linearity



- Essential in low power design

- Potentially unstable


$$\frac{X_{out}}{X_{in}} = \frac{a}{1 + a\beta} = \frac{1/\beta}{1 + 1/a\beta}$$

- Feedback constant : $\beta = E/X_{out}$

- Open loop gain : $a = X_{out}/E$

- Closed loop gain : $X_{out}/X_{in} \rightarrow 1/\beta$


- Loop gain : $T = 1/a\beta$



Only 4 feedback configurations


Omega

- Shunt-shunt = transimpedance
 - Small Z_{in} ($= Z_{in}(OL)/T$) -> current input
 - small Z_{out} ($= Z_{out}(OL)/T$) -> voltage output
 - De-sensitizes transimpedance $= 1/\beta = Z_f$
- Series-shunt
 - Large Z_{in} ($= Z_{in}(OL)*T$) -> voltage input
 - Small Z_{out} ($= Z_{out}(OL)/T$) -> voltage output
 - Optimizes voltage gain ($= 1/\beta$)
- Shunt series
 - Small Z_{in} ($= Z_{in}(OL)/T$) -> current input
 - Large Z_{out} ($= Z_{out}(OL)*T$) -> current output
 - Current conveyor
- Series-series
 - Large Z_{in} ($= Z_{in}(OL)*T$) -> voltage input
 - Large Z_{out} ($= Z_{out}(OL)*T$) -> current output
 - Transconductance
 - Ex : common emitter with emitter degeneration



Summary of transistor level design


- Performant design is at transistor level
- Simple models
 - hybrid π model
 - Similar for bipolar and MOS
 - Essential for design



High frequency hybrid model of bipolar

- **Three basic configurations**
 - **Common emitter (CE)** = V to I (transconductance)
 - **Common collector (CC)** = V to V (voltage buffer)
 - **Common base (BC)** = I to I (current conveyor)

- Numerous « composites »
 - Darlington, Paraphase, Cascode, Mirrors...




The Art of electronics design

Detector modelization

Omega

- Detector = capacitance C_d
 - Pixels : 0.1-10 pF
 - PMs : 3-30pF
 - Ionization chambers 10-1000 pF
 - Sometimes effect of transmission line
- Signal : current source
 - Pixels : $\sim 100e^-/\mu\text{m}$
 - PMs : 1 photoelectron $\rightarrow 10^5\text{-}10^7 e^-$
 - Modelized as an impulse (Dirac) :
 $i(t)=Q_0\delta(t)$
- Missing :
 - High Voltage bias
 - Connections, grounding
 - Neighbours
 - Calibration...



Detector modelization



CMS pixel module



ATLAS LAr calorimeter

Vacuum Photomultipliers

$$G = 10^5 - 10^7$$

$$C_d \sim 10 \text{ pF}$$

$$L \sim 10 \text{ nH}$$






Silicon Photomultipliers

$$G = 10^5 - 10^7$$



$$C = 10 - 400 \text{ pF}$$

$$L = 1 - 10 \text{ nH}$$



Examples of pulse shapes

- Short pulse : $Q=16$ fC, $C_d=100$ pF, $L=0-10$ nH, $RL=5-50$ Ω
- Smaller signals with SiPM (large C_d) \sim mV/p.e.
- Sensitivity to parasitic inductance
- Choice of RL : decay time, stability
- Convolve with current shape... (here delta impulse)



Optimizing signal shape for timing


Collazuol 2012

Single cell model $\rightarrow (R_d || C_d) + (R_q || C_q)$

SiPM + load $\rightarrow (||Z_{cell}) || C_{grid} + Z_{load}$


Signal = **slow** pulse ($\tau_{d(rise)}, \tau_{q-slow(fall)}$) + **fast** pulse ($\tau_{d(rise)}, \tau_{q-fast(fall)}$)

- $\tau_{d(rise)} \sim R_d(C_q + C_d)$
- $\tau_{q-fast(fall)} = R_{load} C_{tot}$ (fast; parasitic spike)
- $\tau_{q-slow(fall)} = R_q(C_q + C_d)$ (slow; cell recovery)



Pulse shape

$$V(t) \approx \frac{Q}{C_q + C_d} \left(\frac{C_q}{C_{tot}} e^{-\frac{t}{\tau_{FAST}}} + \frac{R_{load}}{R_q} \frac{C_d}{C_q + C_d} e^{-\frac{t}{\tau_{SLOW}}} \right)$$





→ charge ratio $\frac{Q_{fast}}{Q_{slow}} \sim \frac{C_q}{C_d}$

→ peak height ratio $\frac{V_{fast}^{max}}{V_{slow}^{max}} \sim \frac{C_q^2 R_q}{C_d C_{tot} R_{load}}$ increasing with R_q and $1/R_{load}$ (and C_q of course)

Increasing C_q/C_d or/and R_q/R_{load}
 → spike enhancement
 → better timing

- RLC too simple, inaccurate at high frequency
- CdRqCqLR OK
 - May better explain HF noise behaviour




Measured impedance
MPPC HPK 3x3 mm
Line : $C = 320$ pF

Transimpedance configuration


Omega

- Transfer function
 - Using a VFOA with gain G
 - $V_{out} - v_{in} = -Z_f i_f$
 - $V_{in} = Z_d (i_{in} - i_f) = -v_{out}/G$
 - $V_{out}(\omega)/i_{in}(\omega) = -Z_f / (1 + Z_f / GZ_d)$




- $Z_f = R_f / (1 + j\omega R_f C_f)$
 - At $f \ll 1/2\pi R_f C_f$:
 $V_{out}(\omega)/i_{in}(\omega) = -R_f$
current preamp
 - At $f \gg 1/2\pi R_f C_f$:
 $V_{out}(\omega)/i_{in}(\omega) = -1/j\omega C_f$
charge preamp

- Ballistic deficit with charge preamp
 - Effect of finite gain : G_0
 - Output voltage «only» $Q C_d / G_0 C_f$



Transfer function



- Charge preamps
 - Best noise performance
 - Best with short signals
 - Best with small capacitance
- Current preamps
 - Best for long signals
 - Best for high counting rate
 - Significant parallel noise
- Charge preamps are not slow, they are long
- Current preamps are not faster, they are shorter (but easily unstable)



Transimpedance amplifier (ctd)


Omega

- Transimpedance :
 - $V_{out}(\omega)/i_{in}(\omega) = - Z_f / (1 + Z_f / G Z_d)$
 - $Z_f = R_f / (1 + j\omega R_f C_f)$
 - $G(\omega) = G_0 / (1 + j\omega / \omega_0)$
 - $H \sim - R_f / (1 + j\omega R_f C_f / G_0 - \omega^2 R_f C_d / G_0 \omega_0)$
- 2nd order system, easily oscillatory
 - **Quality factor** : $Q = 1/C_f \sqrt{(C_d/R_f G_0 \omega_0)}$
 - $Q > 1/2 \rightarrow$ **ringing**
 - **Damping : $Q=1/2$**
 - $\Rightarrow C_f = 2 \sqrt{(C_d/R_f G_0 \omega_0)}$
 - BW limitation at $R_f C_f$




Input impedance

- Input impedance
 - $Z_{in} = Z_f / G+1$
 - $Z_{in} \rightarrow 0$ **virtual ground**
 - Minimizes sensitivity to detector impedance
 - Minimizes crosstalk
- Equivalent model
 - $G(\omega) = G_0 / (1 + j \omega / \omega_0)$
- Terms due to C_f
 - $Z_{in} = 1/j\omega G_0 C_f + 1/ G_0 \omega_0 C_f$
 - **Virtual resistance** : $R_{eq} = 1/ G_0 \omega_0 C_f$
- Terms due to R_f
 - $Z_{in} = R_f/ G_0 + j \omega R_f/ G_0 \omega_0$
 - **Virtual inductance** : $L_{eq} = R_f/ G_0 \omega_0$
- Possible oscillatory behaviour with capacitive source




Input impedance or TZA



Equivalent circuit at the input


- **Charge preamp**

- Capacitive feedback C_f
- $V_{out}/I_{in} = -1/j\omega C_f$
- Perfect integrator : $v_{out} = -Q/C_f$
- Difficult to accommodate large SiPM signals (200 pC)
- Lowest noise configuration
- Need R_f to empty C_f




- **Current preamp**

- Resistive feedback R_f
- $V_{out}/I_{in} = -R_f$
- Keeps signal shape
- Need C_f for stability




Ideal charge preamplifier



- ideal opamp in transimpedance
 - Shunt-shunt feedback
 - transimpedance : v_{out}/i_{in}
 - $V_{in}=0 \Rightarrow V_{out}(\omega)/i_{in}(\omega) = -Z_f = -1/j\omega C_f$
 - **Integrator** : $v_{out}(t) = -1/C_f \int i_{in}(t)dt$
 - $v_{out}(t) = -Q/C_f$
 - « Gain » : $1/C_f$: 0.1 pF \rightarrow 10 mV/fC
 - C_f determined by maximum signal



- Integration on Cf
 - Simple : $V = -Q/C_f$
 - Unsensitive to preamp capacitance C_{Pf}
 - Turns a short signal into a long one
 - **The front-end of 90% of particle physics:**
 - **But always built with custom circuits...**




- Finite opamp gain
 - $V_{out}(\omega)/i_{in}(\omega) = -Z_f / (1 + C_d / G_0 C_f)$
 - Small signal loss in $C_d/G_0 C_f \ll 1$ (ballis)
- Finite opamp bandwidth
 - First order open-loop gain
 - $G(\omega) = G_0 / (1 + j \omega / \omega_0)$
 - G_0 : low frequency gain
 - $G_0 \omega_0$: gain bandwidth product
- Preamp risetime
 - Due to gain variation with ω
 - Time constant : τ (*tau*)
 - $\tau = C_d / G_0 \omega_0 C_f$
 - Rise-time : $t_{10-90\%} = 2.2 \tau$
 - Rise-time optimised with w_C or C_f




Impulse response with non-ideal preamp

- Calculating $\beta = E/X_{out} = Z_d/(Z_d+Z_f)$




Designing a charge preamp...


- From the schematic of principle
 - Using of a fast opamp (OP620)
 - Removing unnecessary components...
 - Similar to the traditional schematic «Radeka 68 »
 - Optimising transistors and currents



Charge preamp




Schematic of a OP620 opamp ©BurrBrown



Charge preamp ©Radeka 68

Example : designing a charge preamp (2)


- Simplified schematic
- Optimising components
 - What transistors (PMOS, NPN ?)
 - What bias current ?
 - What transistor size ?
 - What is the noise contribution of each component ?
 - how to minimize it ?
 - What parameters determine the stability ?
 - What is the saturation behaviour
 - How vary signal and noise with input capacitance ?
 - How to maximise the output voltage swing ?
 - What is the sensitivity to power supplies, temperature...




Simplified schematic of charge preamp

Noise in transimpedance amplifiers

- 2 noise generators at the input
 - Parallel noise : (i_n^2) (leakage)
 - Series noise : (e_n^2) (preamp)
- Output noise spectral density :
 - $S_v(\omega) = (i_n^2 + e_n^2/|Z_d|^2) * |Z_f|^2$
- For charge preamps
 - $S_v(\omega) = i_n^2 / \omega^2 C_f^2 + e_n^2 C_d^2 / C_f^2$
 - Parallel noise in $1/\omega^2$
 - Series noise is flat, with a « noise gain » of C_d/C_f
- rms noise V_n
 - $V_n^2 = \int S_v(\omega) d\omega / 2\pi \rightarrow \infty$
 - Benefit of shaping ...



Noise generators in charge preamp



Noise density at Preamp output

Parallel noise

Series noise

CRRC² shaper

Equivalent Noise Charge (ENC) after CRRCⁿ *Omega*


- A useful formula : **ENC (e- rms) after a CRRC² shaper :**

$$\text{ENC} = 174 e_n C_{\text{tot}} / \sqrt{t_p} (\delta) \oplus 166 i_n \sqrt{t_p} (\delta)$$

- e_n in nV/ $\sqrt{\text{Hz}}$, i_n in pA/ $\sqrt{\text{Hz}}$ are the **preamp** noise spectral densities
- C_{tot} (in pF) is dominated by the detector (C_d) + input preamp capacitance (C_{PA})
- t_p (in ns) is the shaper peaking time (5-100%)


■ Noise minimization

- Minimize source capacitance
- Operate at optimum shaping time
- Preamp series noise (e_n) best with high transconductance (g_m) in input transistor
=> large current, optimal size




Example of ENC measurement


- 2000/0.35 PMOS 0.35 μ m SiGe $I_d=500 \mu$ A
 - Series : $e_n = 1.4 \text{ nV}/\sqrt{\text{Hz}}$, $C_{PA} = 7 \text{ pF}$
 - 1/f noise : $12 \text{ e-}/\text{pF}$
 - Parallel : $i_n = 40 \text{ fA}/\sqrt{\text{Hz}}$



ENC vs peaking time



ENC vs Capacitance $t_p=100\text{ns}$



Choose minimum L for best g_m/C_{gs} ratio

Increasing M1 width makes e_n smaller while C_{gs} gets larger

⇒ optimum width for M1 must exist

1/f noise:

$$C_{gs,opt} = C_{det}$$

White -- two cases :

I. Fixed V_{gs} (fixed current density, fixed f_T)

$$g_m \propto C_{gs}$$

$$C_{gs,opt} = C_{det}$$

II. Fixed I_D (practical case)

$$g_m \propto C_{gs}^{1/2} \text{ [strong inversion]}$$


$$C_{gs,opt} = C_{det}/3$$

$$ENC^2 = (C_{det} + C_{gs})^2 \cdot \left(\frac{4kT\gamma}{g_m t_m} + \frac{K_F}{C_{gs}} \right)$$

C_{gs} g_m t_m C_{gs}

white 1/f

$L := .18\mu$



Strong inversion:

$$g_m \sim \sqrt{C_G}$$

$$g_{m,n} \sim 3g_{m,p}$$

Weak inversion:

$$g_m \sim const.$$

$$g_{m,n} = g_{m,p}$$

- Polysilicon gate is resistive:

– ρ_{poly} **25 $\Omega/sq.$**

– $\rho_{silicided\ poly}$ **4 $\Omega/sq.$**


resistance of non-interdigitated gate:

$$R_g = \rho_{poly} \cdot \frac{W}{L}$$

series noise due to gate resistance:

$$e_{ng}^2 = 4kT \cdot R_{eq}$$

FET with interdigitated layout





n gate fingers
n = 4

Layout	Req driven one end	Req driven both ends
Single finger	$R_g/3$	$R_g/12$
Interdigitated n fingers	$R_g/3n^2$	$R_g/12n^2$

- Resistive substrate couples to the channel via the back transconductance g_{mb} .
- Substrate resistance is distributed.

leads to noise in the channel:


$$i_{db}^2 = \left[4kT \cdot n \cdot \beta \frac{d}{\left(\frac{W}{n}\right)} \cdot \left(\frac{g_{mb}}{n_{+VDD}}\right)^2 \right] = 4kT\beta \frac{d}{W} g_{mb}^2$$




- Minimize by reverse biasing the source-substrate junction.

Waffle iron layout

Drain connection






Substrate contacts, guard ring, multiple gate fingers contacted both ends



- PMOS lower 1/f noise
- NMOS white series noise advantage over PMOS diminishes each generation
- PMOS can be operated at reverse V_{BS} to reduce bulk resistance noise
- PMOS lower tunneling current at ultra-thin t_{ox}
- Single-supply operation of PMOS-input preamp awkward:




g_{mn}/g_{mp} vs IC




Secondary noise sources [Paul O'Connor BNL] *Omega*


- i_{B1}^2 and i_{B2}^2 are effectively in parallel with the input transistor
- Their contribution to input (white) thermal series noise is $(g_{mB1,2}/g_{m1})^2$.
- We minimize their g_m w.r.t. that of M1
- $g_{mB1,2} = \sqrt{2\mu C_{ox} W I_D}/L$
- use low W/L (i.e. long-gate) devices with large or degenerate with source resistor.
- Keep W/L as small as possible (thus $V_{gs} - V_T$ large) while keeping $V_{DS} > V_{gs} - V_T$.
- Various ways to optimize.




Example : bandwidth and EMC of simple charge preamp

- Simulate impulse response
- Frequency response
- Input impedance
- Ballistic deficit
- Effect of amplifier gain
- Effect of resistive feedback
- Test pulse injection
- Effect of input capacitance
- **Parasitic inductance**
- **Capacitive crosstalk**
- **Resistive/Inductive ground return**






- all charge preamplifiers need DC feedback element to discharge the input node and stabilize the bias point
- usually, a resistor in the $M\Omega - G\Omega$ range is used
- monolithic processes don't have high value resistors
- we need a circuit that behaves like a high resistor and is also
 - *insensitive to process, temperature, and supply variation*
 - *low capacitance*
 - *lowest possible noise*
 - *linear*



$$i_n^2 = \frac{4kT}{Re\{Z_{in}\}}$$


Physical resistor

- always accompanied by parasitic capacitance
- de-stabilizes circuit and increases noise
- noise higher than $4kT/R$ by factor $\sim RC/t_m$




Pulsed reset by MOS switch

- sampled noise $\sqrt{kTC_F}$
- Q_{inj} noise from switch control voltage
- leakage current integrates on output node $dV_{out}/dt = I_L/C_F$




O'Connor et al., TNS v44 n3 (1997)
De Geronimo et al., NIM A421 (1999)
De Geronimo et al., TNS v47 n4 (2000)

- provides **effective current gain -N**
- **full compensation (high linearity)**
- **minimum noise (thermal)**
- **requires baseline stabilization**
- **can be realized in multiple stages**




Krummenacher, NIM A350 (1991)
Ludewigt et al., TNS v41 n4, (1994)
Vandenbussche et al., TNS v45, n4 (1998)
Manfredi et al., Nucl.Phys.B 61B, Proc.Suppl. (1998)

- **noise can be high**
- **requires baseline stabilization at high rates**
- **compensation an issue**



- Classical


- $RF \cdot CF = RC \cdot CC$
- Zero created by RC, CC cancels pole formed by RF, CF




- IC Version

- $CC = N \cdot CF$
- $(W/L)_{MC} = N \cdot (W/L)_{MF}$
- Zero created by MC, CC cancels pole formed by MF, CF
- Rely on good matching characteristics of CMOS FETs and capacitors


G. Gramegna, P. O'Connor, P. Rehak, S. Hart, "CMOS preamplifier for low-capacitance detectors", NIM-A 390, May 1997, 241 – 250.



ATLAS FEI4



TIMEPIX






ATLAS ABCN

Adaptive Gain

XFEL AGPID



- multiple (3) scaled feedback cap (60fF/3pF/10pF)
- 1:35:4 gain reduction(s)



Alessandro Marras
PIXEL 2012, 02-07.09.2012



Noise Minimization of MOSFET Input Charge Amplifiers Based on $\Delta\mu$ and ΔN $1/f$ Models

Giuseppe Bertuccio and Stefano Caccia



Abstract—The optimization of the noise performance of integrated complementary metal-oxide semiconductor (CMOS) charge amplifiers is studied in detail considering accurate $1/f$ noise modeling for the input metal-oxide semiconductor field-effect transistor (MOSFET) biased in a strong inversion-saturation region. This paper aims to generalize and correct previously published analyses which have been based on two limiting and sometimes not applicable assumptions: a fixed MOSFETs bias current and the general validity of the McWhorter $1/f$ noise model. This study considers the two main $1/f$ noise models: 1) the mobility fluctuation, known as $\Delta\mu$ or Hooge model, which is followed by p-channel MOSFETs and 2) the carriers number fluctuation, also known as ΔN or McWhorter model, which is applicable only for n-channel MOSFETs. The front-end noise optimization is made with the $1/f$ component alone, thus determining the ultimate performance, and also considering the presence of series and parallel white noise sources. It is shown that different design criteria are valid of p- or n-channel MOSFETs: the $\Delta\mu$ model results in an optimum bias current and a different optimum gate width with respect to ΔN model. Two-dimensions suboptimum noise minimization criteria are derived when power or area constraints are imposed to the circuit design. Starting from experimental data on CMOS $1/f$ noise, examples of application of the presented analysis are shown to predict the lower limits of the $1/f$ noise contribution for the currently available CMOS technologies.

Index Terms—Charge amplifier, complementary metal-oxide semiconductor (CMOS) integrated circuit (IC), integrated circuits (ICs), low-noise circuit, $1/f$ noise.

amplifier concept for radiation detector readout [3], a large variety of implementations have been studied and developed involving all types of front-end devices and technologies (junction field-effect transistor (JFET), metal semiconductor field-effect transistor (MESFET), high-electron mobility transistor (HEMT), bipolar junction transistor (BJT), metal-oxide semiconductor field-effect transistor (MOSFET)) in order to maximize performance in terms of speed, noise, power consumption, or chip area. In the last five years, intense attention has been given to the design of charge amplifiers implemented in CMOS technologies because of their advantages in terms of high integration density, low power consumption, wide bandwidth and digital logic integration, as required in many applications.

The most common objective in CSA design is the minimization of the equivalent noise charge (ENC), which requires careful design of the input stage. In particular, the $1/f$ noise associated with the drain current of the input device plays major role in ultra low-noise design, as recently demonstrated with CSA with noise levels of a few electrons root mean square (rms) [4].


Previous works have studied the noise optimization of CMOS CSA but with two restrictive and sometimes not applicable assumptions: 1) a fixed bias current of the input MOSFET, main determined by power consumption or bandwidth constraints and 2) the general validity of the McWhorter $1/f$ model (see next section) [5]–[10]. In our analysis, we remove both of these




$$ENC_{1/f(\Delta\mu)}^2 = 2\pi A_2 \left(\frac{n\alpha_H L}{q\sqrt{2\mu}} \right) \left[\frac{(C_{IL} + C_G)^2}{\sqrt{C_G^3}} \right] \sqrt{I}$$

$$ENC_{1/f(\Delta N)}^2 = 2\pi A_2 \left(\frac{nkT N_T}{2\gamma C_{ox}} \right) \left[\frac{(C_{IL} + C_G)^2}{C_G} \right]$$

$$I \geq I_{min} = R_{min} I_S$$



$$\begin{cases} ENC_{tot(\Delta\mu)}^2 = k_{iHS} \frac{(C_{IL} + C_G)^2}{\sqrt{C_G}} \frac{1}{\sqrt{I}} + k_{\Delta\mu} \frac{(C_{IL} + C_G)^2}{\sqrt{C_G}} \sqrt{I} + k_{iHS} \tau \\ I \geq R_{min} I_S \end{cases}$$



G. Bertuccio , S. Caccia
 IEEE Trans. Nucl Sci. 56, 2009, pp. 1511

G. Bertuccio et al., NIM, A 579, 2007, pp. 243

Transimpedance amplifier with OTA



- Transfer function

- Using an OTA with gain G_m

- $I_{OUT} = V_{OUT} / Z_L + (V_{OUT} - V_{IN}) / Z_F$
 - $I_{IN} = V_{IN} / Z_S - (V_{OUT} - V_{IN}) / Z_F$
 - $I_{OUT} = G_m V_{IN}$

- $V_{out}(\omega) / i_{in}(\omega) = -Z_F / (1 + (1 + Z_F/Z_S)(1 + Z_F/Z_L) / (G_m - 1/Z_F))$
 - $\sim -Z_f$

- Input impedance : $\sim Z_f / G_m Z_L$



- Output impedance : $\sim 1 / G_m$

- Effect of pole splitting ($Z_F = C_F$)

- $Z_S = R_S / (1 + sR_S C_S)$, $Z_F = 1 / sC_F$


- Dominant pole : $1 / G_m R_S R_L C_F$

- Second pole : $G_m C_F / (C_S C_F + C_L C_F + C_S C_L)$




- Formal description as CCI, CCII


$$\begin{pmatrix} I_y \\ V_x \\ I_z \end{pmatrix} = \begin{pmatrix} 0 & 1/0 & 0 \\ 1 & 0 & 0 \\ 0 & \pm 1 & 0 \end{pmatrix} \begin{pmatrix} V_y \\ I_x \\ V_z \end{pmatrix}$$



- View it as an ideal transistor
 - $V_{out} = V_{in}$
 - $I_{out} = I_{in}$




- Common base
 - Input impedance $R_{in} = 1/g_m$
 - Output impedance: $R_{out} = (1+g_m R_S)r_0$
 - Current gain : $A_i \sim 1$
 - Very fast : Frequency response : $\sim F_T$




Equivalent circuit of CB

- Super common base



- Current mirror :

- Same $V_{BE} \Rightarrow$ same current
- Input impedance : $R_{in} = 1/g_{m1}$
- Output impedance : $R_{out} = 1/r_{o2}$
 - Can be increased with composites
- Current ratio : $I_{C2}/I_{C1} = 1$
 - Can be increased by changing the area




Current mirror

- ICON : symmetrical current conveyor
 - CB + mirror

- Input impedance : $1/g_m$




- Output impedance : $1/g_{DS}$





- Line terminating preamplifiers
 - No noise penalty at fast shaping
 - ENC $\sim en/Z \cdot t_p$

$$Z = \frac{1 - \omega R_C C_d \tan \omega t_d}{j\omega C_d + j \tan \omega t_d / R_C}$$

- Current sensitive configuration
 - Avoids saturation with large and long LAr pulses
 - Parallel noise negligible with fast shaping
 - Bipolar transistors, exhibit superior series noise





- Current conveyor
 - « Super common base » configuration
 - low input impedance, small « equivalent inductance » (<20 nH)
 - $Z_{in} = 1/g_{m1}g_{m2}R_c = 10\text{-}100\Omega$
 - good performance of SiGe
- Variable output mirrors : 8 bits = gain adjus
 - **Multiple outputs**



ATLAS note : ATL-LARG-95-010 (1995)
 Nucl Instr and Meth **A521** (2004) 378-392

MPPC bias tune voltage.





- residual $\leq \pm 1\%$ @ [0.7V 3V]
- $V_{tune} \sim V_{set} - V_{th}$
- output tune range [0.3V 1.9V]
> 1.5V

- Transimpedance open loop amplifier
 - $V_{out} = Z_t(f) i_{in-}$ or i_{ϵ}
- Low impedance inverting input
 - Current error signal (i_{ϵ})
- Dissymmetric inputs
 - High impedance non-inverting input
 - Low impedance inverting input
 - Buffer that ensures $V_{in-} = v_{in+}$
- State Equation :

$$V_{in-} = V_{in+}$$



$$V_{out} = Z_t(\omega) I_{in-}$$

- Transimpedance varies with frequency
 - $Z_t(\omega) = R_t / (1 + j\omega / R_t C_t)$
 - Typ : $R_t = 1\text{M}\Omega$, $C_t = 100\text{ fF} \Rightarrow f_0 \sim 1.6\text{ MHz}$



Practical realization

- CCII + buffer : “diamond”
- Commercial products : CLC400 (90’s)
- Custom design in 0.35μ










Figure 3






- Electronics noise dominated by series noise e_n
 - Large detector capacitance
 - For voltage preamp and load resistor R_L ,
 - Output rms noise $V_n^2 = (e_n^2 + 4kTR_s) G^2 \pi/2 * BW_{-3dB}$
 - Typical values : $R_s = 50 \Omega$, $e_n = 1 \text{ nV}/\sqrt{\text{Hz}}$ $V_n = 1 \text{ mV}$ for $G = 10$, $BW = 1 \text{ GHz}$
 - For current sensitive preamps, possible noise peaking due to C_d
- Jitter
 - Part due to electronics noise :
 - $\sigma_t = \sigma_v / (dV/dt)$
 - Minimized by increasing BW



$$\sigma_j = \frac{\sigma_e}{\left(\frac{dV}{dt}\right)_{\text{threshold}}}$$


- BJT : best g_m/I ratio ($1/U_T$)
 - Large transconductance with small d
- Speed goes as $F_T = g_m/2\pi C$
 - $C \sim 10$ fF g_m typ mA/V
 - $F_T \sim 60$ GHz for SiGe $0.35\mu\text{m}$
 - Interesting for fast preamps
- Not forgetting 100V Early voltage and $(A \sim \text{mV} \cdot \mu\text{m})$
- $V_{BE} = V_T \text{Ln}(I_C/I_S)$
- Large swing : $V_{CE\text{sat}} \sim 3 U_T$



- Open loop configurations : current conveyors, RF amplifiers
- Usually designed at transistor level MOS or SiGe


- **Current conveyors**

- **Small Z_{in}** : current sensitive input
- **Large Z_{out}** : current driven output
- Unity gain current conveyor
- E.g. : (super) common-base configuration
- Low input impedance : $R_{in} = 1/g_m$
- Transimpedance : R_c
- Bandwidth : $1/2\pi R_c C_d > 1 \text{ GHz}$



- **RF amplifiers**


- **Large Z_{in}** : voltage sensitive input
- **Large Z_{out}** : current driven output
- Current conversion with resistor R_S
- E.g. common-emitter configuration
- Transimpedance : $-g_m R_c R_S$
- Bandwidth : $1/2\pi R_S C_t$



Testboard #3	RF (Common Emitter)	Common Base	Super Common Base
<i>With 100pf/50 Ohm injector (SiPM emulation)</i>		Vb_cb : 400 #DAC	Vb_scb : 1023 #DAC
Noise floor (pedestal)	185-187 #DAC / 1.196V	216-224 #DAC / 1.259V	340-342 #DAC / 1.514V
Signal value @ 10pe	235 #DAC / 1.300V	137 #DAC / 1.085V	115 #DAC / 1.038V
Signal amplitude @ 10pe (signal minus pedestal)	50 #DAC / 110mV	83 #DAC / 174mV	226 #DAC / 476mV
Gain (mV/pe)	10.4mV/pe (5 #DAC/pe)	17.4mV (8.3 #DAC)	47.6mV/pe (22.6 #DAC/pe)
Jitter - threshold 1 pe @10pe	13ps RMS	6ps RMS	8ps RMS
Jitter - threshold 3 pe @10pe	8ps RMS	6ps RMS	8ps RMS
<i>With 100nF DC block (for voltage gain & BW meas.)</i>	18mV injection	18mV injection	7mV injection
Signal Value	267 #DAC / 1.371V	41 #DAC / 0.884V	192 #DAC / 1.2V
Signal amplitude (signal minus pedestal)	81 #DAC / 175mV	179 #DAC / 375mV	150 #DAC / 320mV
Voltage gain (before 50 ohm bridge => factor of 0.5)	4.86 V/V	10.4 V/V	22.5 V/V
Bandwidth, after discriminator (Δt 10% T50% meas.)	Δt : 150ps / 660MHz	Δt : 360ps / 280MHz	Δt : 400ps / 250MHz

With 1pe-=160 fC

- « Simple architecture »
 - CE + CC configuration
 - SiGe bipolar transistors
 - CC outside feedback loop
 - « pole splitting »



- A good preamp is necessary but not enough to make a good chip....

44


Large collaborations...



Closed loop gain

- Inverting voltage gain
 - $lin- = -V_{in}/R_g - V_{out}/R_f$
 - $V_{out} = Z_t lin-$


$$\frac{V_0}{V_i} = -\frac{R_f}{R_g} \frac{1}{1 + \frac{R_f}{Z_T}}$$




- Bandwidth
 - Replacing $Z_t = R_t / (1 + j\omega/R_t C_t)$

$$\frac{V_0}{V_i} = -\frac{R_f}{R_g} \frac{1}{1 + j\omega R_f C_T}$$

- Bandwidth depends only on R_f (not R_g)
- Bandwidth independent of closed loop gain !



- Evaluation of feedback ratio : $\beta = I_{in}/V_{out} = 1/R_f$
- Stability if $|1/a\beta| > 1$
- Gives a R_{fmin} such that $a(p_2) = R_{fmin}$ (phase margin 45°)





2nd order effects

- Input buffer has finite impedance : R_0 (typ 50 Ω)
- Calculating feedback β :

$$i_\varepsilon = \frac{V_x}{R_f + R_g // R_0} \frac{R_g}{R_g + R_0}$$

$$\frac{1}{\beta} = R_f \cdot \left(1 + \frac{R_0}{R_g // R_f} \right)$$


- Bandwidth changes with closed loop gain $A_0 = 1 + R_f/R_g$
 - $f_{-3dB} = f_0 Z_0 / (1 + R_0 A_0)$
 - R_f can often be decreased to keep $1/B = R_{fmin}$



Intel CMOS Transistor Architecture Evolution in the Last Decade


.13 μm and before

Traditional




90nm/65 nm

Strained Silicon




45 nm/32 nm

High k/Metal Gate +
Strained Silicon

CMOS scaling has evolved from classical dimensional scaling to modern scaling with innovations in structures and materials

32 nm RF CMOS Technology



- TM1 Inductor: high Q and density



- Passives:

- Precision Resistor
- High Q Inductor
- High Density Decap



- HV PA Transistor

- RF Transistor: Templates/Modeling







- Transistor:


- Logic, low power, I/O
- JFET, BJT

- Well: Triple Well/Deep Nwell

- Substrate: High Resistivity




RF Models



Basic 32 nm CMOS technology is expanded with many more mixed signals/RF features to meet RF SoC requirements

RF CMOS Technology Performance Metrics



RF Devices	RF Circuits	Key Device Characteristics
Logic Transistor	MAC/BB, ADC, DAC	I_{dsat} , I_{dlin} , V_t , I_{off}
Analog Transistor	ADC, DAC, MAC/BB	G_m , R_{out} , Matching, Linearity, Noise, NF_{min}
RF Transistor	PA, Mixer, T/R Switch	f_T , f_{max} , $1/f$ Noise, NF_{min}
PA Transistors	PA	R_{on} , Linearity, f_T , f_{MAX} , Efficiency, Breakdown V ,
Precision Resistors	ADC, DAC, BB Filter, others	R , $\sigma R/R$, Matching
Linear Capacitors	PLL, VCO	C , Q , Matching
Varactors	PLL, VCO	Tuning Ratio, Q , KV_{CO} ,
Inductor/Transformer/Balun	PA, LNA, Mixer	L , Q

What are the impacts of CMOS scaling on these metrics ?

Generic MOSFET scaling trends

Novel materials and architectures




http://www.sematech.org/meetings/archives/symposia/9027/pres/Session%202/Jammy_Raj.pdf

New Mat'l/Structure




High-K
MG

45nm
2007



(Production)
Intel IEDM 2007


32nm
2009



(Production)
Intel IEDM 2009

planar

22nm
2011+



IBM, IEDM 2009


16nm (?)
2013+




6nm Length
B. Doris IEDM 2002

12 nm + (2015+)


Si-Ge Device



III-V Device




Intel,
IEDM 2007,9



T-FET




Non-planar





Intel Tri-Gate,
VLSI 2006



NXP FINFET, VLSI 2007



Nano-wire (LETI IEDM'08)



HRL - Graphene

Signal & Source modelization

Vacuum Photomultipliers

$$G = 10^5 - 10^7$$

$$C_d \sim 10 \text{ pF}$$

$$L \sim 10 \text{ nH}$$






Silicon Photomultipliers

$$G = 10^5 - 10^7$$


$$C = 10 - 400 \text{ pF}$$

$$L = 1 - 10 \text{ nH}$$



- Modelization by Corsi et al [NIM A572 2007]

SiPM IRST,
 $N = 625$,
 $V_{bias} = 35 V$



[F. Corsi et al. NIM A572]

R_q (k Ω)	393.75
V_{br} (V)	31.2
Q (fC)	148.5
C_d (fF)	34.13
C_s (fF)	4.95
C_g (pF)	27.34






Fig. 2. Fitting of real data with the simulation results on the device model.

Electrical model of a SiPM

Collazuol 2008

- R_q : quenching resistor (hundreds of k Ω)
- C_d : junction capacitance (few tens of fF)
- C_q : parasitic capacitance in parallel to R_q (few tens of fF, $C_q < C_d$)
- I_{AV} : SiPM ~ ideal current source current source modeling the total charge delivered by a cell during the avalanche $Q = \Delta V(C_d + C_q)$
- C_g : parasitic capacitance due to the routing of V_{bias} to the cells (metal grid, few tens of pF)



1) the peak of V_{IN} is independent of R_s

A constant fraction Q_{IN} of the charge Q delivered during the avalanche is instantly collected on $C_{tot} = C_g + C_{eq}$.

2) The circuit has two time constants:

- $\tau_{IN} = R_L C_{tot}$ (fast)
- $\tau_r = R_q (C_d + C_q)$ (slow)

Decreasing R_s , the time constant τ_{IN} decreases, the current on R_s increases and the collection of Q is faster

SiPM equivalent circuit

Collazuol 2010



Single cell model $\rightarrow (R_d || C_d) + (R_q || C_q)$

SiPM + load $\rightarrow (||Z_{cell} || C_{grid} + Z_{load}$

Signal = **slow** pulse ($\tau_{d (rise)}, \tau_{q-slow (fall)}$) + **fast** pulse ($\tau_{d (rise)}, \tau_{q-fast (fall)}$)

- $\tau_{d (rise)} \sim R_d (C_q + C_d)$
- $\tau_{q-fast (fall)} = R_{load} C_{tot}$ (fast; parasitic spike)
- $\tau_{q-slow (fall)} = R_q (C_q + C_d)$ (slow; cell recovery)

F. Corsi, et al. NIMA 572(2007)



H.Otono, et al.
PD07 Conference


Pulse shape:

The two current components show different behavior with Temperature


\rightarrow fast component is independent of T because stray C_q couple with external R_{load} (no dependence on T) while R_q is strongly dependent on T

(we used low light level, BW filters against noise and AC coupling \rightarrow difficult to disentangle the two components)

- Most front-ends follow a similar architecture




- n Very small signals (fC) -> need **amplification**
- n Measurement of **amplitude** and/or **time** (**ADCs, discris, TDCs**)
- n Several thousands to millions of channels
- n **Trends** : high speed, low power



Detector(s)


- A large variety
- A similar modelization



6x6 pixels, 4x4 mm²
HgTe absorbers, 65 mK
12 eV @ 6 keV



PMT in ANTARES




CMS pixel module



ATLAS LAr calorimeter


- Strong push for high speed front-end > GHz
 - Essential for timing measurements
 - Several configurations to get GBW > 10 GHz
 - Optimum use of SiGe bipolar transistors
- Voltage sensitive front-end
 - Easiest : 50 Ω termination, many commercial amplifiers (mini circuit...)
 - Beware of power dissipation
 - Easy multi-gain (time and charge)
- Current sensitive front-end
 - Potentially lower noise, lower input impedance
 - Largest GBW product
- In all cases, importance of reducing stray inductance

- Signal
 - Signal = current source
 - Detector = capacitance C_d
 - Quantity to measure
 - Charge => integrator needed
 - Time => discriminator + TDC





Voltage readout

- Integrating on C_d
 - Simple : $V = Q/C_d$
 - « Gain » : $1/C_d$: 1 pF -> 1 mV/fC
 - Need a follower to buffer the voltage... => parasitic capacitance
 - Fast : speed of buffer
 - Gain loss, possible non-linearities
 - crosstalk
 - Need to empty C_d ...




Impulse response

- Collect charge by diffusion
- Read $\sim 100 e^-$ on $C_d \sim 10fF =$ few mV




MAPS readout



CMOS Image Sensor Technology

© D. Stoppa SOI





<http://indico.cern.ch/conferenceTimeTable.py?confId=170595#20120>

Pinned photodiode:

- 1/10 dark current
- Integration capacitance is small (floating diffusion)
- Correlated-Double-Sampling -> no more kT/C
- Sharing of in-pixel electronics


CMOS Image Sensor Technology *image*



- 65nm CMOS-CIS, Pinned photodiode:
- Pixel pitch <math>< 1.1\mu\text{m}</math>
- Global shutter, **DR>80dB**
- Extra pixel-level circuitry (8μm pitch)
- Rolling shutter, **DR>140dB**
- In-pixel Buried SF, High-Gain Column Amplifier and CMS:
- **PN<0.7e**
- Special Column-level ADCs:UHDTV, **33Mpixel@120fps**

Example : designing a charge preamp (3)

- Small signal equivalent model
 - Transistors are replaced by hybrid π model
 - Allows to calculate open loop gain






■ Gain (open loop) :

$$v_{out}/v_{in} = -g_{m1} R_0 / (1 + j\omega R_0 C_0)$$

■ Ex : $g_{m1} = 20 \text{ mA/V}$, $R_0 = 500 \text{ k}\Omega$, $C_0 = 1 \text{ pF} \Rightarrow G_0 = 10^4$ $\omega_0 = 210^6$ $G_0 \omega_0 = 2 \cdot 10^{10} = 3 \text{ GHz}!$


Transconductance amplifier (OTA)

- Voltage input : large Z_{in}
- Current output : large Z_{out}
- V2I conversion : $i_{out} = G_m(\omega) V_{in\ diff}$
- Simplest form : transistor Common Emitter
 - Voltage controlled current source $g_m V_{BE}$
 - Transconductance : $g_m = \partial I_C / \partial V_{BE} = I_C / U_T$
 - Can be varied by changing I_C
 - Large input resistance $r_{\pi} = \beta_0 / g_m$
 - Large output resistance $r_o = V_A / I_C$
- Add current mirror to get i_{out} to GND
- Add differential pair for differential pair




High frequency hybrid model of bipolar




- Differential input voltage, 1 Ω output load



- Dominant pole : $Z_{OUT}C_{LOAD}$
- Second pole : mirrors C/gm






- Back to the 70's : LM741
 - 3 stages : Paraphase=CE, Darlington=CE
 - $G_0 = 200\ 000$, $f_0 = 5\text{Hz}$, $\text{GBW} = 1\ \text{MHz}$, F



Schematic diagramm of a LM741 (1970) ©National Semiconductors

- Breakthrough in the 90's
 - 2 stages : Cascode = CE, |
 - $P_d = 250 \text{ mW}$
 - $G_0 = 1\,000$
 - $f_0 = 500\text{kHz}$
 - $GBW = 500 \text{ MHz}$



Open loop frequency response of OPA621

Charge preamp seen from the input

- Input impedance with ideal opamp
 - $Z_{in} = Z_f / G+1$
 - $Z_{in} \rightarrow 0$ for ideal opamp
 - « Virtual ground » : $V_{in} = 0$
 - Minimizes sensitivity to detector impedance
 - Minimizes crosstalk

- Input impedance with real opamp
 - $Z_{in} = 1/j\omega G_0 C_f + 1/ G_0 \omega_0 C_f$
 - Resistive term : $R_{in} = 1/ G_0 \omega_0 C_f$
 - Exemple : $\omega_C = 10^{10}$ rad/s $C_f = 1$ pF $\Rightarrow R_{in} \approx 100 \Omega$
 - Determines the input time constant :
 - $t = R_{eq} C_d$
 - Good stability= (...!)
 - Equivalent circuit :

Input impedance or charge preamp

